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ABSTRACT 
This thesis studies two different approaches for further downscaling in the 
CMOS technology and the flash memory devices. In the first place, we study 
Gd2-xScxO3 deposited by high pressure sputtering as a candidate for the third 
generation of high κ dielectrics. We studied the high κ material/Si interface, and an 
optimization of the growing conditions of the binary components (Gd2O3 and 
Sc2O3). We assessed the influence of the metal gate on the properties of the binary 
oxides, comparing Al (reactive), Pt (noble metal) and Ti (oxygen scavenger). Then, 
we grew ~8 nm amorphous Gd-rich Gd2-xScxO3 films by alternating nano-laminates 
of Gd2O3 and Sc2O3. Pt gated metal-insulator-semiconductor devices show low 
density of interface defects, capacitance-voltage hysteresis and leakage current. 
Gd2-xScxO3 also presents better thermal stability than its binary components. An 
outstanding value of 25 was calculated for the relative effective permittivity, which 
makes Gd2-xScxO3 a promising choice for the third generation of high κ dielectrics. 
On the other hand, we studied the reliability of ultra low equivalent oxide 
thickness triple gated MISFET devices. Three-dimensional transistor architectures 
are currently replacing traditional planar MISFETs, so the assessment of the 
reliability becomes vital. Time-dependent dielectric breakdown and positive bias 
temperature instabilities in FinFETs present no major differences with their planar 
counterparts. 
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SUMMARY 
The complementary metal-oxide-semiconductor (CMOS) integrated circuit 
technology based on silicon (Si) has dominated the microelectronics industry since 
the late 80s. This has been possible thanks to the continuous reduction of the 
dimensions of the main active device: the metal-insulator-semiconductor field-
effect transistor (MISFET). One of the key enablers of the downscaling of the 
MISFET was the dielectric used in the isolation between the metal gate (highly 
doped poly-crystalline Si or poly-Si) and the channel in the semiconductor (Si): the 
silicon oxide (SiO2). In fact, this device has been traditionally named MOSFET, since 
the insulator is the silicon substrate oxide. In 2008, SiO2 was replaced by a high 
permittivity dielectric (high κ dielectric), a hafnium-based dielectric, to overcome 
critical problems in the downscaling of silicon devices. Current research is focused 
on new strategies for the next generations of MISFETs, such as new high κ 
materials or new device fabrication routes. 
The main objective of this thesis is to study two different approaches to 
continue with the downscaling of MISFET. In the first place, a third generation of 
gate dielectrics –scandium oxide (Sc2O3), gadolinium oxide (Gd2O3) and gadolinium 
scandate (Gd2-xScxO3)- is investigated. Also, different metal gates –aluminum (Al, 
reactive), titanium (Ti, oxygen scavenger) and platinum (Pt, non-reacting)- are 
studied for their integration with the high κ dielectrics. Secondly, a new device 
architecture is characterized, the fin-based field effect transistor (FinFET), which is 
a three-dimensional transistor whose channel is folded instead of being planar. 
This thesis proposes high pressure sputtering (HPS) for the deposition of 
Sc2O3, Gd2O3 and Gd2-xScxO3. In this nonconventional sputtering, the working 
pressure is around 1 mbar, between two and three orders of magnitude higher 
than typical sputtering systems. The high pressure shortens the mean free path of 
the processing gas up to 50 µm. The sputtered and reflected particles from the 
target thermalize within a short distance (1-3 mm), through gas collisions. The 
thermalization length is much shorter than the target-substrate distance (2.5 cm), 
so the transport of the sputtered particles to the substrate is due to a pure 
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diffusion process. Consequently, the energy of sputtered particles is low enough to 
avoid damage of the substrate and the growing film. 
To solve short channel effects in the downscaling of devices, the planar CMOS 
transistors are being gradually replaced by three-dimensional architectures that 
increase the drive current, despite a more complex fabrication route: the FinFETs. 
Along with dimension reduction, they present higher performance (switching 
speed) and less power consumption. In this kind of transistors the channel is not 
flat, but it is folded, forming a Si fin. However, these architectures raise reliability 
questions. This thesis provides a thorough study of the reliability of three gated 
bulk FinFETs, with a TiN/HfO2 gate stack and an ultra low equivalent oxide 
thickness (EOT), in order to ensure that integrated circuits will withstand 
operation conditions at least for 10 years. Particularly, the mechanisms of the 
degradation of transistors analyzed in this thesis are the time-dependent dielectric 
breakdown (TDDB) and the positive bias temperature instabilities (PBTI). 
Thin high κ films were characterized by several techniques, such as Fourier 
transform infrared spectroscopy (FTIR), transmission electron microscopy (TEM), 
glancing incidence X-ray diffraction (GIXRD) and X-ray photoemission 
spectroscopy (XPS). Metal-insulator-semiconductor (MIS) capacitors were 
fabricated by e-beam evaporation of the metal gate and a lithography patterning 
step for capacitance and conductance measurements. 
The Sc2O3/Si interface was analyzed by HPS deposition on Si substrates 
differently prepared: H-terminated Si, native SiO2, nitrided Si and deposited SiNx. 
Nitrided Si and deposited SiNx present several advantages over native SiO2 and 
H-terminated Si: a higher dielectric constant, an oxygen diffusion barrier behavior 
and a higher quality of the dielectric/Si interface. However, since SiNx puts a limit 
in the EOT ultimate scaling, it was decided to use H-terminated Si substrates in the 
following experiments. A relative permittivity of ~9 was found for the Sc2O3 films. 
Different deposition conditions were explored for ScOx thin films to evaluate 
its properties and its interface with Si. Al/ScOx/Si MIS devices were fabricated. 
High deposition pressures (above 1 mbar) reduce interface SiOx regrowth, increase 
the quality of the interface and reduce the flatband voltage shift. With this, the 
advantage of high pressure conditions in reducing the plasma damage to the 
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substrate was shown. The Al gate reacts with the ScOx, forming an aluminate that 
degrades the effective permittivity of the high κ dielectric. 
Gd2O3 films were deposited on Si with different conditions of pressure. The 
oxygen solvent Ti and the non-reacting Pt were evaporated for MIS fabrication. 
While the Pt does not react with the dielectric in the MIS devices, the Ti gate 
reduces the SiOx interfacial layer, greatly decreasing the EOT of the stack. As in the 
case of ScOx, deposition pressures above 1 mbar shows lower SiO2 regrowth, lower 
densities of interface defects, and lower flatband voltage shifts. The Gd2O3 films 
react with the underlying Si and form a silicate during the forming gas anneal at 
450 °C. This GdSiOx decreases the effective permittivity of the dielectric stack and 
thus increases the EOT. An effective relative permittivity of 11 was calculated. 
Amorphous 8 nm thick Gd1.8Sc0.2O3 films were grown by an alternating  
deposition of Sc2O3 and Gd2O3 nano-laminates and a post-deposition anneal in 
forming gas. The ternary oxide shows better thermal stability with Si than its 
binary components, after two anneals at 300 and 450° C. Additionally, it maintains 
the amorphous character. Pt/Gd1.8Sc0.2O3/Si MIS capacitors were electrically 
characterized, presenting no SiOx interface, with low density of defects, hysteresis, 
and leakage currents. A relative permittivity of 25 is found for these devices, which 
is a great value for the application of this material to the CMOS technology. 
Lastly, the reliability of triple gated bulk n-type FinFETs with sub 1 nm EOT 
was studied through the TDDB and PBTI measurements. TDDB results are 
analogous for FinFETs and planar devices with 10-8 cm2 area and 0.8 nm EOT, 
indicating that the breakdown behavior is not affected by the three-dimensional 
architecture. It is difficult to evaluate TDDB for lower EOTs due to the leakage 
currents both for FinFETs and planar devices. However, for smaller areas, the 
extrapolated voltages at 10 years lifetime are 0.7 V, which is below the 
specifications. Regarding PBTI, gate voltage overdrive (difference between gate 
voltage and threshold voltage) at 10 years lifetime is lower for thinner EOTs due to 
the higher reduction of interlayer thickness. Although values are higher than for 
planar devices, their values do not meet specifications for EOTs below 0.7 nm. 
Thus, although it can be improved by corner rounding processes, PBTI degradation 
is going to be a problem in the next generations of Si devices. A higher density of 
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traps in the top-wall of the fin than in the sidewall was measured, and it degrades 
PBTI in wider fin devices. 
Among future experiments, new processes for the deposition of gadolinium 
scandate will be designed in order to control its stoichiometry and thickness. The 
thermal stability and the crystallization temperature of Gd2-xScxO3 as a function of 
the composition and the growing conditions will be measured. Also, one of the 
main objectives will be the further reduction of the EOT of Gd2-xScxO3 films by the 
use of thin Ti films. Besides, e-beam evaporation will be substituted by sputtering 
deposition of metal gates, with the introduction of materials such as Ta, TaN and 
TiN. The high κ dielectrics studied in this thesis are currently being deposited on 
III-V substrates (InP) and SiGe substrates. Other planned research line is the 
fabrication of metal insulator metal (MIM) capacitors (or resistive switches) with 
Sc2O3, Gd2O3 and Gd2-xScxO3 as high permittivity dielectrics for their application in 
dynamic random access memories (DRAM) cells. 
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RESUMEN 
La tecnología de circuitos integrados CMOS (complementary metal-oxide 
semiconductor) basada en silicio (Si) ha dominado en la industria microelectrónica 
desde finales de los años 80. Esto ha sido posible gracias a la continua reducción de 
las dimensiones del principal dispositivo activo: el MISFET (metal-insulator-
semiconductor field effect transistor). Una de las claves en el escalado de los 
MISFET fue el dieléctrico usado como aislante entre el metal de puerta (Si poli-
cristalino altamente dopado o poly-Si) y el canal en el semiconductor (Si): el óxido 
de silicio (SiO2). De hecho, estos dispositivos han sido denominados 
tradicionalmente MOSFET ya que el aislante es un óxido del sustrato de silicio. En 
2008, el SiO2 fue remplazado por un dieléctrico de alta permitividad (dieléctrico de 
alta κ), un dieléctrico basado en hafnio, para superar problemas críticos en el 
escalado de los dispositivos de Si. La investigación actual está enfocada hacia 
nuevas estrategias para las próximas generaciones de transistores MISFET, como 
nuevos materiales de alta κ o nuevas rutas de fabricación de los dispositivos. 
El principal objetivo de esta tesis es estudiar dos estrategias diferentes para 
continuar el escalado de los MISFET. En primer lugar, se investiga una tercera 
generación de dieléctricos de puerta: óxido de escandio (Sc2O3), óxido de gadolinio 
(Gd2O3) y escandato de gadolinio (Gd2-xScxO3). También se estudian metales de 
puerta para su integración con estos dieléctricos de alta permitividad: aluminio 
(Al, que es reactivo), titanio (Ti, que es un disolvente de oxígeno) y platino (Pt, que 
es un metal noble). En segundo lugar, se caracteriza una nueva arquitectura de 
dispositivo, el transistor de efecto campo basado en aleta de Si (FinFET), que es un 
transistor tridimensional cuyo canal está doblado en lugar de ser plano. 
Esta tesis propone el depósito de Sc2O3, Gd2O3 y Gd2-xScxO3 mediante 
pulverización catódica de alta presión (HPS). En este sistema de sputtering no 
convencional, la presión de trabajo es aproximadamente 1 mbar, entre dos y tres 
órdenes de magnitud más alta que en sistemas de sputtering típicos. La alta 
presión acorta el recorrido libre medio de las partículas del gas de proceso hasta 
las 50 µm. Los átomos arrancados o reflejados en el blanco se termalizan en una 
distancia corta (1-3 mm), a través de colisiones con los átomos del gas. La longitud 
de termalización es mucho más corta que la distancia entre el blanco y el sustrato 
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(2,5 cm), por lo que el transporte de las partículas arrancadas hacia el sustrato se 
realiza únicamente mediante un proceso de difusión. Por lo tanto, la energía de las 
partículas cuando llegan al sustrato es lo suficientemente baja como para evitar el 
daño a la superficie o a la película creciente. 
Para resolver los efectos de canal corto en el escalado de los dispositivos, la 
tecnología CMOS planar está siendo gradualmente remplazada por arquitecturas 
tridimensionales que aumentan la corriente de drenador, pese a una ruta de 
fabricación más compleja: los FinFET. Junto con la reducción del tamaño de los 
dispositivos, la introducción de esta arquitectura supone unas mayores 
prestaciones (mayor velocidad de cambio de estado) y un menor consumo de 
potencia. En este tipo de transistores el canal no es plano, sino que está doblado, 
formando una aleta de Si. Sin embargo, la fiabilidad de estas arquitecturas debe ser 
convenientemente estudiada. Esta tesis proporciona un estudio muy completo de 
fiabilidad de transistores FinFET de tres puertas, con un apilamiento de puerta 
compuesto por TiN y HfO2 y un espesor de óxido equivalente (EOT, de equivalent 
oxide thickness) ultra bajo, menor que 1 nm, con el objetivo de asegurar que los 
chips soportarán las condiciones de operación al menos por 10 años. En particular, 
los mecanismos de degradación de los transistores analizados en esta tesis son la 
ruptura del dieléctrico dependiente del tiempo y las inestabilidades por 
temperatura y polarización positiva (TDDB y PBTI por sus siglas en inglés). 
Las películas delgadas de alta κ se caracterizaron en esta tesis mediante 
varias técnicas, como son la espectroscopia infrarroja por transformada de Fourier 
(FTIR), microscopía electrónica de transmisión (TEM), difracción de rayos X por 
incidencia rasante (GIXRD) y espectroscopia de fotoelectrones emitidos por rayos 
X (XPS). Se fabricaron capacidades metal-aislante-semiconductor mediante la 
evaporación por haz de electrones del metal de puerta y un paso de litografía para 
la medida de la capacidad y de la conductancia de los dieléctricos. 
Se analizó la interfaz Sc2O3/Si mediante el depósito por HPS sobre sustratos 
preparados de varias formas: Si terminado en hidrógeno (H), SiO2 nativo, Si 
nitrurado y SiNx depositado. El Si nitrurado y el SiNx depositado presentan ventajas 
sobre el SiO2 nativo y sobre el Si terminado en H: una constante dieléctrica mayor, 
una barrera a la difusión de oxígeno hacia el sustrato y una mayor calidad en la 
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interfaz dieléctrico/Si. Sin embargo, como el SiNx pone un límite al mínimo EOT 
alcanzable, se decidió utilizar Si terminado en H en los siguientes experimentos. Se 
encontró una permitividad relativa de 9 aproximadamente para las películas de 
Sc2O3. 
Se depositaron películas de ScOx para evaluar sus propiedades y su interfaz 
con Si en función de las condiciones de depósito. Se fabricaron dispositivos MIS 
con estructura de Al/ScOx/Si. Presiones de depósito mayores que 1 mbar reducen 
el recrecimiento de SiOx interfacial, incrementan la calidad de la interfaz 
dieléctrico/Si y además reducen el desplazamiento del voltaje de bandas planas. 
De esta manera, se demostró la ventaja que muestran las altas presiones para 
reducir el daño al sustrato durante el depósito. La puerta de Al reacciona con el 
ScOx, formando un aluminato que reduce la permitividad efectiva del dieléctrico. 
También se depositaron películas de Gd2O3 sobre Si con diferentes 
condiciones de presión. Para la fabricación de dispositivos MIS, se evaporaron 
puertas de Ti, que es un disolvente de oxígeno, y Pt, que es un metal noble. Mientas 
que el Pt no reacciona con el dieléctrico en los MIS, la puerta de Ti reduce la 
película de SiOx de la interfaz, disminuyendo el EOT del dispositivo. Igual que en el 
caso del ScOx, presiones de depósito mayores que 1 mbar muestran menos 
recrecimiento de SiO2, menores densidades de estados en la interfaz y menores 
desplazamientos del voltaje de bandas planas. Por el contrario, las películas de 
Gd2O3 reaccionan con el Si del sustrato y forman un silicato durante el recocido a 
450 °C en atmósfera de forming gas (N2 y H2). Este GdSiOx hace disminuir la 
permitividad efectiva del aislante y por tanto aumenta el EOT. Se calculó una 
permitividad relativa efectiva de 11 para estos dispositivos. 
Mediante el depósito alterno de nano-laminados de Sc2O3 y Gd2O3 junto con 
un posterior recocido, se crecieron películas de Gd2-xScxO3 amorfo, rico en 
gadolinio y de unos 8 nm de espesor. Este óxido ternario muestra una mayor 
estabilidad térmica con el Si que sus componentes binarios tras dos recocidos en 
forming gas a 300 y 450 °C. Además, mantiene su carácter amorfo. Dispositivos MIS 
con estructura Pt/Gd1.8Sc0.2O3/Si fueron fabricados y caracterizados 
eléctricamente. Éstos no presentan ninguna interfaz de SiOx, con una densidad de 
defectos relativamente baja y unas bajas histéresis y corriente de fugas. Se midió 
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una permitividad relativa de 25 para estos dispositivos, que es un valor ideal para 
la aplicación de este material en la tecnología CMOS. 
Por último, se estudió la fiabilidad de transistores FinFET de tres puertas, 
tipo n y con EOT por debajo de 1 nm mediante las técnicas de TDDB y PBTI. Para 
los FinFETs y los dispositivos planares de 10-8 cm2 y EOT de 0.8 nm, los resultados 
de TDDB son muy parecidos, indicando que el comportamiento de la ruptura 
dieléctrica no se ve afectada por la estructura tridimensional. Para EOTs menores, 
se hace muy difícil evaluar el TDDB para ambos tipos de dispositivos, debido a 
altas corrientes de fugas. Áreas más pequeñas se acercarían más a los dispositivos 
utilizados en los circuitos reales. Sin embargo, los voltajes de operación 
extrapolados para que los chips vivan 10 años son de 0.7 V, lo que está por debajo 
de las especificaciones. Con respecto al PBTI, el voltaje de overdrive (la diferencia 
entre el voltaje de operación y el voltaje umbral) para que los transistores vivan 10 
años decrece con el EOT debido a los bajos espesores de la interfaz de SiOx. Aunque 
los valores son algo más altos para los FinFETs que para los dispositivos planares, 
los voltajes de overdrive no llegan a las especificaciones para EOTs menores que 
0.7 nm. Por tanto, aunque los resultados de PBTI puedan ser mejorados con 
procesos para redondear las esquinas del FinFET, este tipo de degradación va a ser 
un problema grave en las próximas generaciones de dispositivos de Si. Por otro 
lado, se midió una densidad de trampas en la puerta superior del FinFET mayor 
que en las puertas laterales, lo que lleva a una mayor degradación en los 
dispositivos en los que la aleta de Si es muy ancha. 
Entre los experimentos futuros, se diseñarán nuevos procesos para el 
depósito de escandato de gadolinio para controlar su estequiometria y su espesor. 
Se medirá también su estabilidad térmica y la temperatura de cristalización del 
Gd2-xScxO3 como función de su composición y de sus condiciones de crecimiento. 
Uno de los objetivos principales será continuar con la reducción del EOT de los 
dispositivos con este dieléctrico con el empleo de puertas de Ti. Además, la 
evaporación mediante haz de electrones se sustituirá por el depósito mediante 
pulverización catódica de los metales de puerta, con la introducción de materiales 
como Ta, TaN o TiN. Los dieléctricos de alta permitividad estudiados en esta tesis 
se crecen ahora sobre sustratos III-V (como el InP) y sobre Si tensionado (SiGe). 
xxxiii 
Otra línea de investigación planeada es la fabricación de capacidades metal-
aislante-metal (o interruptores resistivos) con Sc2O3, Gd2O3 y Gd2-xScxO3 como 
dieléctricos de alta κ para su aplicación en células de memorias dinámicas de 
acceso aleatorio (DRAM). 
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CHAPTER I. INTRODUCTION 
The complementary metal-oxide-semiconductor (CMOS) integrated circuit 
technology based on silicon has dominated the microelectronics industry since the 
late 80s. This has been possible thanks to the continuous reduction of the 
dimensions of the main active device: the metal-insulator-semiconductor field-
effect transistor (MISFET). The key to the success of this technology was the use of 
poly-crystalline Si (poly-Si) as metal gate and silicon oxide (SiO2) as gate dielectric. 
In fact, this device has been traditionally named MOSFET, since the insulator is the 
silicon substrate oxide. In 2008, poly-Si and SiO2 were replaced to overcome 
critical problems in the downscaling of silicon devices. Current research is focused 
on new strategies for the next generations of MISFETs, such as new materials or 
new device fabrication routes. 
In this thesis, two different approaches to continue with the downscaling of 
MISFET are studied. In the first place, we investigated high permittivity (high κ) 
dielectrics –scandium oxide, gadolinium oxide and gadolinium scandate- and  
metal gates –aluminum, platinum and titanium- as gate stacks. Secondly, we 
characterized a new device architecture, the FinFET, which is a three-dimensional 
transistor whose channel is folded instead of planar. This chapter introduces the 
basics of these two approaches and justifies the interest of this thesis within the 
field of microelectronics. 
I.1 CMOS DEVICE SCALING 
MISFETs consist of a metal-insulator-semiconductor (MIS) capacitor between 
two pn junctions reversely biased, which are called source and drain. The 
formation of a conduction channel in the semiconductor controls the current 
between the source and the drain. This simple device, which can switch or amplify 
signals, is the basis of modern microelectronics. This section describes its 
evolution and the keys to its expansion. 
The beginning of the microelectronic industry can be placed in the late 40s, 
when W. B. Shockley, J. Bardeen and W. H. Brattain discovered the transistor action 
at AT&T’s Bell labs and developed the bipolar junction transistor [1, 2]. Nine years 
after the discovery, in 1956, the three of them were awarded with the Nobel Prize 
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for this work. The second big step took place in 1958: J. S. Kilby in Texas 
Instruments built the first integrated circuit (IC), i. e. a circuit whose all 
components were on a single piece of semiconductor, with the aim of diminishing 
the size of electronic circuits and minimizing their cost [3]. A year later, in 
Fairchild Semiconductor the group headed by R. Noyce also built independently a 
similar circuit [4], but using the planar process, which could be used industrially. 
Both are considered as the fathers of the ICs or chips, although only J. Kilby was 
awarded with the Nobel Prize in 2000 for it (R. Noyce died before, in 1990). 
The development of the MISFET meant a breakthrough in microelectronics. 
Although it was originally conceived by J. E. Lilienfeld in 1928 [5], the MISFET was 
not fabricated until 1960 by M. M. Atalla and D. Kahng [6, 7, 8]. In 1962, F. P. 
Heiman and S. R. Hofstein integrated a MISFET in an IC for the first time [9]. They 
used silicon oxide as gate dielectric, and thus these devices were called MOSFETs. 
Two years later, MOSFETs reached the commercial market. In the early 70s, they 
came into common use [10], mainly thanks to two key ideas: the CMOS technology 
(devised by F. Wanlass in 1963 [11]), which greatly reduced the power 
consumption; and the planar process (developed by J. Hoerni in 1961 [12], 
although already present in R. Noyce’s ICs), which made MOSFET very easy to 
integrate. 
G. Moore observed in 1965 that the number of bipolar transistors in a chip 
had been doubling every two years, formulating the so-called Moore’s law [13, 14]. 
This exponential trend continued in the following years for the CMOS integrated 
circuit technology and, in fact, it has reached our days. Moreover, it is kept not only 
by the size of the MISFET transistors but also by their performance. Nowadays, 
Moore’s law serves as the driving force of the microelectronics industry, following 
the scaling rules stated by R. H. Dennard in 1974 [15]. 
I.2 HIGH κ/METAL GATE STACKS 
One of the key enablers of the downscaling of the MOSFET was the dielectric 
used in the isolation between the metal gate and the channel in the semiconductor: 
the SiO2. The main reason was the possibility of growing thermal SiO2 with high 
quality, a low density of interfacial defects (around 1010 eV-1 cm-2), high 
breakdown voltages (15 MV cm-1) [16], and a high band gap (8.8 eV). The only 
Chapter I. Introduction 
3 
drawback of this dielectric was a low relative permittivity of 3.9 [17], but this was 
partially solved by the introduction of a nitrided SiO2 (SiON) in the 90s. 
Dimension reduction led to an enormous scaling of oxide thickness. Figure I.1 
shows the actual decrease in the oxide thickness until 2008 for low operating 
power devices. The data are provided by the International Technology Roadmap 
for Semiconductors (ITRS) [18], which is the forecast of the semiconductor 
industry provided by a panel of experts, both from industry and academia. Figure 
I.1 also demonstrates that the gate leakage current rose due to the tunneling 
current through the dielectric. High leakage currents have two negative effects: 
unacceptable levels of power dissipation and operating temperature. Moreover, 
the temperature threatens the reliability and the performance of the transistors. 
These problems led the industry to substitute the SiON with a dielectric of higher 
permittivity [19, 20]. That is the reason why IBM and Intel have used Hf-based 
dielectrics in their microprocessors since 2008 [21, 22]. 
Using a high κ dielectric, the MIS capacitance could be scaled with a thicker 
insulator. The equivalent oxide thickness (EOT) is a figure of merit for MISFET 
transistors that refers to the SiO2 thickness that would have the same capacitance 
 
Figure I.1 EOT evolution of the bulk planar MOSFET devices. From ITRS. 
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as a thicker insulator with higher permittivity. It is defined as: 
EOT 
SiO
ins

ins  equation I.1 
where κSiO is 3.9, the relative permittivity of SiO2, and κins and tins are the relative 
permittivity and the thickness of the high κ dielectric, respectively. Figure I.1 
shows the evolution of the EOT after the introduction of the Hf-based insulator: the 
reduction trend has continued but the leakage current density has remained fairly 
constant. 
Highly doped poly-crystalline Si was used as metal gate due to its process 
compatibility, its stability with the SiO2 and the possibility of controlling its work 
function. However, a new effect appeared with the introduction of the high κ 
dielectrics: the Fermi level pinning [23]. Dipole formation in the poly-Si/dielectric 
interface modifies the transistor threshold voltages. Thus, the substitution of the 
poly-Si by a metal became not only optional but also necessary.  
A gate stack must fulfill the following requirements to be utilized in an 
industrial fabrication route [19,24]: 
• The relative permittivity value of the high κ dielectric should be above 
10 to guarantee scalability in a reasonably number of technology 
generations, but below 30 to avoid fringe fields from the gate to the 
source or drain that worsen the short channel effects.  
• The conduction band offset from the Si to the dielectric must be above 
1 eV to avoid the Schottky emission from the silicon to the high κ 
material, which contributes to the leakage current. Given that for most 
materials the conduction band offsets with Si are not symmetrical, this 
condition implies that the band gap of the insulator must be higher 
than 5 eV. 
• An amorphous dielectric is preferred to a poly-crystalline. The grain 
boundaries can be a conduction path between the gate and the 
substrate that increase the leakage current [25]. Moreover, the 
anisotropy of the crystalline phases can affect the control of the 
transistor performance. 
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• The amorphous character must withstand the thermal budget of the 
process flow.  
• The high κ dielectric/Si interface must present a high quality, with a 
low density of interface defects. These defects trap charge during 
operation and can decrease the mobility of carriers in the channel by 
coulomb scattering. 
• A low density of bulk defects is needed in the high κ dielectric to avoid 
charge trapping and leakage paths formation. Trapped charge affects 
the reliability of the transistor. 
• Two different metal gates must be chosen for the p-type and the 
n-type MISFET, with the work function around the valence band of Si 
and around the conduction band respectively. Other possibility, worse 
in terms of performance, is to choose one metal gate with the work 
function around the mid-gap of Si. 
• The Fermi level pinning must be also considered since it can appear in 
metal/high κ dielectric interfaces. 
Figure I.2 depicts the energy band gap and the relative permittivity of the 
possible candidates for the high κ dielectric [26]. A clear tendency can be 
observed: higher band gaps imply lower relative permittivities and vice versa. 
Therefore, this significantly limits the choice of the high permittivity material. 
In addition to this, high κ materials are under study in NAND flash memory 
devices [27]. This kind of devices uses the floating gate MISFET architecture 
(flotox), where a three-layer dielectric -SiO2/Si3N4/SiO2, called ONO- is sandwiched 
between a control gate and a floating gate, both of poly-Si. The insulator stack is 
thus called inter-poly-Si dielectric. Due to its great density integration, flotox 
memories are widely spread in portable devices. According to the ITRS, the inter-
poly-Si dielectric will have been replaced by a high κ material by 2017 [18]. Since 
the device functionality is different, the requirements of the high κ dielectric differ 
from those of the CMOS technology: they need a very low leakage current to retain 
charge. Then, a low density of defects and a large band gap with large band offsets 
are vital. This limits the κ value in the 9-20 range. 
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I.3 THE THIRD GENERATION OF HIGH κ DIELECTRICS 
The main drawback of the HfO2 is its low crystallization temperature (around 
500 °C) [28]. Currently, it is used in combination with SiON, in order to maintain an 
amorphous character. Although this HfSiON dielectric presents a higher 
permittivity than the SiO2, the κins value is not as high as that of the HfO2, limiting 
future scalability. For this reason, the pursuit of a third generation of high κ 
dielectrics becomes necessary.  
Ternary rare earth oxides drew interest as possible candidates to replace 
SiO2 [26, 29, 30]. Among them, the lanthanum scandate (LaScO3), the dysprosium 
scandate (DyScO3) and the gadolinium scandate (GdScO3) demonstrated suitable 
properties for this purpose [31]. Particularly, GdScO3 thin films showed a band gap 
around 6 eV, a relative permittivity of 22-23, low leakage currents and very good 
thermal stability in contact with Si (it keeps its amorphous structure with anneals 
at 1000 °C) [32, 33, 34]. So far, GdScO3 has been grown on Si by pulsed layer 
deposition (PLD) [31], e-beam evaporation [32], atomic layer deposition (ALD) 
[33], and metal-organic chemical vapor deposition (MOCVD) [34]. 
 
Figure I.2 Relative dielectric constant and bandgap for several high κ dielectrics. 
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This thesis proposes Gd2-xScxO3 grown by high-pressure sputtering (HPS) in 
order to substituting the HfSiON-based gate dielectrics. The deposition of this 
ternary oxide was made by alternating HPS deposition of the binary oxides Sc2O3 
and Gd2O3. Therefore, this thesis begins with the optimization of the growing 
conditions of these two materials. In fact, Sc2O3 and Gd2O3 could be candidates by 
themselves, based on their band gap and relative permittivity [35, 36], as can be 
seen in figure I.2. Moreover, the three materials (Sc2O3 and Gd2O3 and Gd2-xScxO3) 
are also potentially suitable for inter-poly-Si dielectric in flotox memories [27]. 
Thus, in this thesis, the study of the properties of these materials is focused on 
their application to both CMOS and flash memory devices. 
I.4 HIGH PRESSURE SPUTTERING 
A wide variety of deposition techniques have been used for the growth of 
high permittivity dielectrics [37]: 
• Chemical vapor deposition (CVD) based techniques: MOCVD [34], 
plasma enhanced CVD (PECVD) [38], ALD [33] or photo-assisted CVD 
[39]. 
• Physical vapor deposition (PVD) based techniques: e-beam 
evaporation [32], conventional sputtering [40], plasma oxidation of 
sputtered metallic films [41], in situ thermal oxidation of PVD metallic 
films [42], solid phase reaction [43] and PLD [31]. 
CVD based deposition techniques offer complex but flexible depositions. 
Their main drawback is a high carbon or chlorine contamination from precursors. 
To avoid it, the film must be grown at a high substrate temperature or annealed at 
high temperature after deposition. Both solutions lead to the regrowth of a SiO2 
layer in the high κ material/Si interface that reduces the effective permittivity of 
the dielectric stack. Among the CVD techniques, ALD is seen as the most promising 
method for the microelectronic industry, since it permits the deposition of 
conformal films with an accurate control of the thickness, up to the Ångstrom scale. 
In fact in industrial routes it is the technique of choice for high κ deposition. 
However, apart from the mentioned contamination problem, a high amount of 
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precursors are consumed during depositions, which are pollutants, and the 
chemistry of the reactions is difficult to control. 
On the other hand, PVD techniques provide simpler processes, higher 
purities in the grown films and lower costs. This thesis proposes HPS for the 
deposition of Sc2O3, Gd2O3 and Gd2-xScxO3. In the sputtering systems, the structure 
and physical properties of the films depend on the energy of the particles that 
reach the substrate. In this nonconventional sputtering, the working pressure is 
around 1 mbar, between two and three orders of magnitude higher than typical 
sputtering systems. The high pressure shortens the mean free path of the 
processing gas up to 500 µm. The sputtered and reflected particles from the target 
thermalize within a short distance (1-3 mm), through gas collisions. The 
thermalization length is much shorter than the target-substrate distance (2.5 cm), 
so the transport of the sputtered particles to the substrate is due to a diffusion 
process. That is, they reach the substrate with an energy similar to kBT, where kB is 
the Boltzmann constant and T is the temperature. Consequently, the energy of 
sputtered particles is low enough to avoid damage of the substrate and the 
growing film. 
This technique has been successfully used to grow high-Tc superconductors 
[44, 45] and our group used it to deposit TiO2 and HfO2 high κ dielectric films [46, 
47, 48]. It also permits ternary compounds to be grown with a multitarget system 
which is a very interesting characteristic to pursue scandates research. 
Simultaneously to this thesis, studies are being performed about oxidation of 
metallic films, deposited by HPS [41, 42]. 
I.5 MULTIPLE GATE ARCHITECTURES 
The channel length downscaling brings problems for the control of the 
MISFET performance: the short channel effects [49]. To solve them, the planar 
CMOS is being gradually replaced by three-dimensional architectures that increase 
the drive current [50, 51, 52], despite a more complex fabrication route, especially 
the lithography and patterning steps. Along with dimension reduction, they 
present higher performance (switching speed) and less power consumption. In 
this kind of transistors the channel is not flat, but it is folded, forming a fin. Two or 
three sides or even the whole fin can be the channel of the transistor, giving rise to 
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several types of 3D architectures. They thus present potential area benefits and 
their name is multigate field effect transistor (MUGFET) or FinFET. Intel 
announced in May 2011 that triple gated transistor would be introduced in the 
following generation of microprocessors [53], and they provided a scheme of their 
FinFET, represented in figure I.3. 
Nevertheless these architectures raise reliability questions. This thesis 
presents a thorough study of the reliability of three gated bulk FinFETs, with a 
TiN/HfO2 gate stack and an ultra low EOT. The structure of the FinFETs used in 
this thesis is described in chapter II. The time-dependent dielectric breakdown 
(TDDB) and the positive bias temperature instabilities (PBTI) are mechanisms of 
the degradation of transistors and their assessment methods are described in 
chapter III. The reliability study must ensure that chips will withstand operation 
conditions at least for 10 years. 
I.6 OUTLINE OF THE THESIS 
Chapters II and III constitute a review of all the fabrication and 
characterization techniques used through this thesis. The HPS, used for high κ 
deposition, is presented in great detail in chapter II, as it is the core technique of 
this thesis. Chapter II also describes the fabrication routes of the samples, 
including the FinFETs devices. Chapter III deals with electrical and physical 
characterization of the grown films. Among the electrical techniques, this chapter 
describes the methods used for the reliability study (TDDB and PBTI). It also gives 
a brief review of the MIS capacitor theory. 
 
Figure I.3 FinFET architecture. From Intel. 
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In Chapter IV, the Sc2O3/Si interface is analyzed by the comparison of Sc2O3 
deposition of differently prepared Si substrates. SiOx and SiNx are studied to 
improve the quality of the interface. Although SiNx supposes an interface with 
slightly higher quality, it puts a limit on the reduction of the EOT, so the direct 
deposition on Si is chosen in the following experiments. 
Chapters V and VI study the optimization of growing conditions of Sc2O3 and 
Gd2O3 respectively. The main conclusion is that higher pressures during deposition 
lead to interfaces with Si with better quality. These works serve to combine the 
deposition of both binary oxides to deposit gadolinium scandate films. 
Chapter VII presents the results of the Gd2-xScxO3 grown by annealing Sc2O3 
and Gd2O3 nano-laminates. The ternary oxide is compared with its binary 
compounds. Better thermal stability and an outstanding relative permittivity of 25 
are found. 
Chapter VIII summarizes the assessment of the reliability of ultra low EOT 
FinFET, work developed in collaboration with Imec (Leuven, Belgium). TDDB and 
PBTI are evaluated and the results are compared to planar devices. 
Chapter IX finishes this thesis with a brief summary of the work, the most 
important conclusions, and some guidelines for future experiments. 
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CHAPTER II. FABRICATION TECHNIQUES 
Microelectronic device manufacturing covers diverse processes such as 
deposition, etching or lithography. The fabrication techniques used in this thesis 
are studied through this chapter. Firstly, high pressure sputtering (HPS) is 
thoroughly described as it is the workhorse in this thesis for high κ dielectric 
deposition. Its advantages against other deposition techniques are explained. It is 
followed by the description of the other non-standard deposition technique used, 
the electron cyclotron resonance plasma enhanced chemical vapor deposition 
(ECR-PECVD). As it will be seen in chapter IV, this technique was used for the 
growth of a SiNx buffer layer between the dielectric and the Si. After that, the 
metal-insulator-semiconductor (MIS) devices fabrication process is explained. It 
consists of several steps that include lithography, electron beam evaporation and 
thermal treatments, which are conveniently discussed. Then, substrates 
preparation are introduced. The chapter concludes with the description of the fin 
field effect transistor (FinFET) architecture with ultra-low equivalent oxide 
thickness (EOT). This kind of transistor constitutes a different approach to 
continue with the scaling of Si MOSFETs as it was seen in chapter I and the study of 
its reliability is an important part of this thesis (chapter VIII). 
II.1 HIGH PRESSURE SPUTTERING (HPS) 
Sputtering is a deposition technique that consists in essence in hitting with 
plasma ions a target of the material that is meant to be deposited. Atoms are 
extracted from the target and they travel through the plasma until they reach the 
substrate, where they are deposited. In HPS, due to the high pressure, sputtered 
particles thermalize within a short distance in spite of their large initial energy 
(around 10 eV) [1]. This means that they lose their energy excess in collisions with 
plasma particles. Thus, they reach the substrate by a pure diffusion process. The 
aim of this thermalization is to avoid damaging the substrate surface during film 
growth. 
This section is organized as follows: firstly, the experimental system is 
described (sub-section II.1.1), and then, different theoretical aspects about 
sputtering are discussed: sub-section II.1.2 deals with plasma collision processes; 
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sub-section II.1.3 studies plasma shape; and finally, transport and thermalization 
of the sputtered particles are analyzed in sub-section II.1.4. This section finishes 
with sub-section II.1.5, where the glow discharge optical spectrometry (GDOS) is 
described, as a powerful tool to analyze the species that can be found in the 
plasma. 
II.1.1 SYSTEM DESCRIPTION 
Figure II.1 shows a simple scheme of the HPS system. This equipment was 
developed in the Institut für Festkörperforschung (IFF) of Jülich (Germany) by the 
group directed by Dr. U. Poppe for the deposition of superconducting films [2, 3, 4, 
5]. Later, it was upgraded for the deposition of high κ dielectrics by the Láminas 
Delgadas y Microelectrónica research group, in the Universidad Complutense de 
Madrid [6, 7]. 
The system consists of a vacuum chamber where the target, heated substrate 
holder and generated plasma are located. In order to minimize contamination, the 
chamber is evacuated until the high vacuum regime is reached before deposition. It 
typically takes several hours, reaching values between 7×10-7 and 1.4×10-6 mbar. 
For deposition, Ar is continuously introduced into the chamber up to pressures in 
the mbar range. To avoid overcharging the turbomolecular pump, the pumping 
speed is reduced by using a guillotine valve. Then the plasma is ignited by a radio 
 
Figure II.1 Schematic of the high-pressure sputtering system. 
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frequency (rf) excitation voltage applied to the target, which acts as one of the 
electrode of the system. The plasma is composed of electrons, neutral and ionized 
Ar atoms, and neutral and ionized atoms sputtered from the target. The substrate 
and the walls of the chamber are grounded and they together serve as the second 
electrode of the system. 
The system is equipped with a mechanical arm that has one axis movement 
(controlled by computer) and allows the possibility of holding simultaneously 
three targets of different materials. These targets are glued to the rf electrode by a 
Varian Torr-Seal epoxy resin. This resin is specially indicated for vacuum 
applications due to its low vapor pressure. It withstands pressures as low as 
10-9 mbar and temperatures from -45 to 120 °C. To avoid resin degradation due to 
high temperature, the target electrode is refrigerated by a continuous water flow. 
Commercial Sc2O3 and Gd2O3 targets of 99.95% nominal purity, 
5 cm-diameter and 3 mm thickness were used through this thesis. They were 
bought to the company Goodfellow and their purity is the maximum provided by 
the manufacturer. 
The three-target-holder mechanical arm is designed so the rf signal can be 
applied to each target separately. Thus each one incorporates its own rf connector. 
The electric discharge is generated by Hüttinger PFG 300 rf sources, that have a 
standard frequency of 13.56 MHz and a maximum output power of 300 W. This 
frequency is utilized because is one of the frequencies designated by the 
international communications authorities at which electromagnetic energy can be 
irradiated without interfering with other radio-transmitted signals. 
Sputtering of metallic targets is simpler than sputtering insulators: either 
alternate current (AC) or a direct current (DC) with standard short-circuit 
protection can be used. However, insulator targets (as is the case of Sc2O3 and 
Gd2O3 used in this thesis) require an AC signal. Otherwise, the target surface would 
charge fast and the discharge would be interrupted within 1-10 µs [8]. For 
alternate signals, during the first half cycle (negative voltage), the target is 
sputtered by positive ions of the plasma while a positive charge is accumulated in 
the target surface. In the following half cycle (positive voltage), this positive charge 
is neutralized by electron bombardment. The frequency of the signal must be high 
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enough to maintain the glow discharge over the full period of the AC waveform. 
Thus, only rf sources can be used. Nevertheless, with the AC signal, charge 
accumulation on the target surface can also happen. The rf source is prepared to 
measure the DC voltage due to this charge. In all experiments through this thesis, 
the DC bias was very low: the maximum that was observed was 2 V, and in most 
cases, it was 0 V. 
An impedance matching network is required between the source and the 
target electrode with two purposes. On the one hand, it avoids the reflected power 
and protects the rf generator. On the other hand, it assures that the maximum 
power from the rf generator is coupled to the discharge. It should be connected as 
close as possible to the target electrode to minimize power loss when the system is 
not in its matching conditions. In fact, the triaxial cable connecting source and 
matching network is 5 m long while the one between the network and the system 
is only 80 cm long. The matching network consists of a set of capacitances and 
inductances.  The values of two capacitances are tunable so the reflected power 
can be minimized. In all cases through this thesis, reflected power could be 
completely avoided. 
In figure II.2, a schematic of the gas input system is depicted. It is composed 
of three lines to introduce Ar, N2 or O2, although in all plasmas in this thesis only Ar 
was injected. Each line includes 1/4’’ (0.6 cm) diameter steel tubes, a filter, a mass 
flow controller (MFC), a non-return valve and a manual valve to close the line. The 
flow of each gas is controlled by a Bronkhorst Hi-Tec MFC, with a maximum flow of 
40 sccm. An additional low purity Ar line is used to vent the chamber when 
charging and discharging samples. 
The pressure inside the chamber is measured with three sensors, depending 
on the pressure range. Starting from the highest pressure, from 10 to 103 mbar, a 
Leybold-Heraeus Kat. Nr. 160 40 is used. The sensor Leybold TM-20 measures 
pressures between 102 and 10-3 mbar, and it is based on a thermal conductivity 
gauge. Finally, for pressures ranging from 10-3 to 10-9 mbar, pressure is measured 
by a Balzers TPG300, which is a cold-cathode ionization vacuum gauge.  
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The main vacuum pump of the HPS system is a Pfeiffer TMU 261 
turbomolecular pump. It is attached to the chamber through a guillotine valve, 
which is used to separate the pump system from the chamber when it is opened or 
to reduce the pump speed. This turbomolecular pump is supported by an Alcatel 
Drytel 31 vacuum pump. The ultimate pressure obtained in the HPS system is 
around 7×10-7 mbar. 
During processes, the pressure in the chamber is kept constant, ranging from 
0.25 to 1.5 mbar. To maximize the process gas flow/leaks ratio, the input flow is 
the maximum allowable that can be controlled by the MFC (40 sccm) and the 
pressure is regulated by changing the pumping speed thanks to the guillotine 
valve. 
The substrates are placed on the heated substrate holder that is equipped 
with a temperature controller. Temperature is measured by a thermocouple and is 
regulated by a Eurotherm 818 controller in the range from ambient temperature to 
975 °C. The holder allows 2-inch (~5 cm) diameter wafers, and the distance 
between the target and the substrate can be regulated by means of a micrometer 
screw. In all experiments, it was fixed at 2.5 cm to keep the substrate away from 
the plasma region in order to prevent plasma damage to the substrate or the 
growing film. 
 
Figure II.2 Gas panel assembly of the HPS system. 
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(a) 
 
(b) 
 
Figure II.3 (a) Photograph of the HPS system. (b) Ar plasma. 
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A photograph of the HPS system used in this thesis is shown in figure II.3. The 
next sub-sections describe the processes that happen during sputtering and 
explain the special characteristics that make this HPS equipment different from 
other conventional sputtering systems. Sub-section II.1.5 describes the 
experimental setup that analyses the spectral emission of the plasma during 
processes. 
II.1.2 PLASMAS: COLLISIONAL EVENTS 
The basics of the HPS lie in the plasma physics. However, the study of 
plasmas is an extremely complicated field. In fact, a lot of details of the physics and 
the chemical interactions between the plasma and the surrounding surfaces are 
not yet completely understood. 
A plasma is a partially ionized gas. It contains as many positive charges 
(cations) as negative charges (electrons), and also neutral particles (atoms and 
molecules). The density of neutral particles tends to be much larger than charge 
density. Many types of processes can happen within the plasma, but the most 
important are those that include collisions with electrons: ionization, 
recombination, excitation, relaxation and dissociation. In HPS, the rf generator 
provides the energy required for these processes. 
The most important type of collision that sustains the plasma is the 
ionization caused by an electron impact. In this process, an electron collides with 
an atom or molecule, and then, another electron is released (figure II.4a). The atom 
becomes a cation. The two electrons can now produce new ionizations. The 
opposite process is the recombination, in which an electron reaches an ion and 
they recombine to form a neutral atom (figure II.4b). 
The electron excitation is the movement of an electron to a higher energy 
state (figure II.4c). The process by which an electron falls from an excited level to a 
lower energy level is called relaxation and it releases a photon (figure II.4d). This 
photon has a wavelength that is determined by the difference in energy of the 
electron states and is characteristic of the atom or the molecule. Thus, the analysis 
of the emitted spectrum gives very relevant information on the atoms and 
molecules that are present in the plasma. The acquisition of this spectrum is 
explained in sub-section II.1.5. 
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Finally, dissociation can occur when an electron collides with a molecule and 
separates one or more of its atoms (figure II.4e). In our HPS system this process is 
very important when the injected gas is N2 or O2, since dissociation produce N or O 
ions that easily react with other species. 
II.1.3 VOLTAGE DISTRIBUTION IN RF SYSTEMS 
The average speed that the electrons have inside the plasma is very large as 
compared to the average speed of the ions and neutral particles, since the electron 
mass is much lower. This also means that the electrons respond almost 
instantaneously to the alternate electric field, and their positions oscillate within 
 
Figure II.4 Collisional events in the plasma involving electrons. 
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the cloud of positive charge. Meanwhile, the ions only respond to the time-
averaged electric field. 
Due to the mass difference, during the first cycles of alternate rf voltage the 
number of electrons that strike the electrodes is larger than the number of positive 
ions. This happens until an average negative charge is built up in the electrode 
surface that repels some electrons during the positive halves of the cycles and 
attracts positive ions more strongly during the negative halves. In the steady state, 
an equal number of ions and electrons reach the electrode during each complete 
signal period. This also prompts a negative voltage difference between the 
electrode and the plasma, which is called sheath voltage, and it is a phenomenon 
typical of rf excited systems known as self-bias. These regions around the 
electrodes are called dark spaces, since in this region the charged species are swept 
away by the field, and thus there is no optical emission. 
This effect occurs at both electrodes, so two sheath voltages appear. The ions 
collide with all surfaces in the chamber, either connected to the rf signal or to the 
ground. However, the geometrical configuration of the electrodes can be adjusted 
so the sputtering is restricted only to the target surface. Figure II.5 shows a 
schematic view of the voltage distribution in a rf excited discharge. V1 and V2 are 
the sheath voltages of electrodes 1 and 2, respectively, and A1 and A2 are their 
areas. According to the classical treatment of voltage division in an rf discharge by 
Koenig and Maissel [9], the relation between the areas and the sheath voltages at 
both electrodes follows equation II.1. 


 

  equation II.1 
From this result, it can be concluded that the larger voltage sheath develops 
at the electrode having the smaller area. Then, sputtering occurs mainly in this 
electrode. Connecting the chamber walls and the substrate to ground and the 
electrode with the target to the rf signal makes the area of the grounded electrode 
much larger than the target electrode area. This way, the target electrode voltage is 
much higher than the substrate electrode voltage, and it is assured that the 
sputtering is only appreciable in the target surface while keeping negligible the 
substrate bombardment. 
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As it was explained above, the ions are accelerated towards the target. Most 
of these ions end up inside the target, so they become implanted particles. A small 
fraction of the incident ions are reflected with high energy, and they are called 
backscattered particles. As long as the energy of the bombarding ions exceeds the 
binding energy of the atoms at the surface, the atomic collisions can produce the 
ejection of particles. The ejected atoms are the so-called sputtered particles. 
Finally, it must be noted that the target also emits secondary electrons. 
Secondary electrons are an extra source of electrons to maintain the glow 
discharge. The sheath voltage leads these electrons towards the glow discharge, 
providing the plasma with both energy and electrons for the excitation and 
ionization events.  They are called fast electrons because of their high energy and 
they are responsible for a significant transmission of power between the 
electrodes. They also prompt ionization and excitation in the region close to the 
target, which is called negative glow region. Its high emission is due to the radiative 
decay of excited and ionized atoms produced by the fast electrons. Figure II.3b 
shows that this region is confined to the proximity of the cathode. 
 
 
Figure II.5 Schematic voltage distribution in the plasma. CB is the matching capacitance. 
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II.I.4 TRANSPORT AND THERMALIZATION OF SPUTTERED AND BACKSCATTERED 
PARTICLES 
Sputtered and backscattered atoms leave the sheath voltage region around 
the target and get into the plasma, losing their energy by collisions with the plasma 
species. Both kinds of particles can reach the substrate with high energy or 
thermalized (i. e. with energy of the order of kBT). The energy of the incoming 
species will depend on many parameters, like the chamber pressure, their initial 
energy and the distance between the target and the substrate. When the energetic 
species thermalize, they move by a thermal diffusion mechanism, and eventually 
reach the substrate or the chamber walls, where they produce the growing film. 
The structure and the physical properties of the thin films grown by HPS depend 
strongly on the energy of the atoms that reach the substrate. Thus, to get the 
optimal properties of the film a lot of effort has to be devoted into optimizing the 
deposition conditions. 
The key parameter of the HPS, used to prevent the damage of the interface 
and the growing film, is the gas pressure. The working pressure in all experiments 
of this thesis is around 1 mbar, between two and three orders of magnitude larger 
than conventional sputtering systems. This way, the movement of the sputtered 
atoms inside the plasma is dominated by diffusion laws. In other words, the 
sputtered atoms suffer many collisions with the gas environment in a short 
distance, since the pressure is very high.  Thus, they thermalize or lose their energy 
within a very short distance from the target and they reach the substrate by 
diffusion. 
The thermalization of the sputtered and backscattered particles is due to 
elastic collisions with the particles of the discharge gas. An analytic model 
proposed by Valles-Abarca and Gras-Martí [10, 11] estimates the thermalization 
length in the HPS system. This model takes into account the continuous slowing 
down of the particles through static gas atoms. The interaction between the 
particle and a gas atom is assumed to be a screened potential in the form r-1/m, 
where r is the distance between both atoms and m is a coefficient of the interaction 
(0 < m < 1). This calculation also includes the atomic masses and the atomic 
numbers of the sputtered or backscattered atoms and the gas particles, the plasma 
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density, which depends on the pressure and the temperature, and the initial 
energy of the particles. 
Table II.1 summarizes the obtained thermalization length values for the 
sputtered and backscattered particles slowing down in an Ar atmosphere at 
1 mbar.  The computation is made with the assumption that the sputtered particles 
are emitted from the target with an energy value close to the surface binding 
energy (5-10 eV for most solids) while the backscattered particles can reach 
energies up to 500 eV. Both types of particles interact with the gas atoms through a 
r-4 potential (m = 0.25). As is concluded from table II.1, thermalization lengths are 
larger for the reflected atoms. However, even those distances are lower than 1 cm, 
and so they are very small as compared with the distance between the substrate 
and the target, in the order of 2.5 cm. 
It must be noted that the calculations in table II.1 are made with important 
simplifications. Among them, the most noticeable is considering that the particles 
move following straight trajectories, neglecting the angular deflections due to the 
collisions with the static gas atoms. The effect of this error may be appreciable in 
particles whose atomic masses are close to that of the gas particle. Nonetheless, 
although the predictions should be only considered qualitatively, this effect would 
mean that the thermalization length is overestimated. The outcome is that the 
distance between the target and the substrate is at least an order of magnitude 
larger than the predicted thermalization lengths. This implies that the particles 
reach the substrate or the surface of the growing film in a process only determined 
by diffusion. Thus the damage of the interface Si/high κ oxide and the growing film 
itself is prevented. 
 
Table II.1 Thermalization lengths in cm for sputtered and backscattered particles in an 
Ar atmosphere at 1 mbar. 
 Sputtered particle 
Reflected 
particle 
Slowing gas O Sc Gd Ar 
Ar 0.04 cm 0.05 cm 0.05 cm 0.30 cm 
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II.1.5 GLOW DISCHARGE OPTICAL SPECTROSCOPY (GDOS) 
As it was stated above, the plasma of the HPS emits electromagnetic 
radiation. The spectral analysis of this light emitted by the glow discharge is crucial 
for explaining the properties of the growing films since it allows the identification 
of atoms present in the plasma. The HPS is provided with the experimental setup 
necessary to measure the light spectrum and it is described in depth in this sub-
section. 
It must be remembered that in a relaxation process the emitted photons have 
an energy that is the difference between the upper and the lower electron energy 
level, as was explained in sub-section II.1.2. In the case of atoms and ions, emission 
spectra are composed by lines of a characteristic wavelength. However, molecules 
spectra present groups of different intensity around a certain wavelength, which 
are called bands. This is caused by the fact that the electron energy states in a 
molecule have a contribution from the vibrational and rotational energy levels of 
the atom nuclei that form the molecule. The relative intensity of the peaks or bands 
is proportional to the amount of electrons that are in the upper level and to the 
probability of the electron transition. This probability is related to the resonance 
between the electron wavefunctions of the two quantum mechanical states. 
A schematic of the experimental system is represented in figure II.6. The light 
emitted by the plasma reaches a monocromator through a sapphire window, which 
absorbs only photons with wavelength under 170 nm (energies above 7.3 eV). 
Since the spectra were recorded from 280 nm up to 550 nm, the window does not 
affect the measured spectrum.  The monocromator Jobin Yvon H-25 has a 
resolution of 0.1 nm and consists of an input slot, a system of collimator lenses and 
a diffraction grating. The diffraction grating selects a certain wavelength from the 
whole spectrum. The photons with this wavelength move to the photomultiplier 
where each one stimulates an electric signal. When the photon reaches the 
photomultiplier, they strike on the photocathode, which emits one electron. An 
electric field leads this electron to a dynode, which is made of a material prone to 
emitting secondary electrons, thus emitting two electrons that move to another 
dynode. After a series of dynodes, a packet of electrons produced by one photon 
arrives at the anode of the photomultiplier. Therefore, a pulsed signal is obtained, 
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where each pulse represents a photon. A CIO-CTO5 card processes this signal and 
controls the selection of the wavelength through the diffraction grating. A LabView 
interface communicates with the card, i. e. it allows the user to select the 
wavelength sweep and to obtain the spectrum. 
Through this thesis, plasmas using Sc2O3 and Gd2O3 targets were analyzed. 
This technique confirmed the presence of Sc and Gd atoms in the plasma. The 
relative intensity of the neutral Sc and Gd (called Sc I and Gd I in spectroscopy) 
peaks as compared to the neutral Ar (Ar I) and the once ionized Ar (Ar II) helps to 
determine the optimal conditions for the high κ growth. 
II.2 ELECTRON CYCLOTRON RESONANCE PLASMA ENHANCED CHEMICAL VAPOR 
DEPOSITION (ECR-PECVD) 
This system was used for optimization of the interface between the high κ 
and the silicon, as will be discussed in chapter IV. In this section a brief explanation 
of the operation of this technique is given. A detailed description can be found 
elsewhere [2, 3, 4]. 
 
Figure II.6 Glow discharge optical spectroscopy diagram.  
Chapter II. Fabrication techniques 
31 
Chemical vapor deposition (CVD) is a chemical process often used in the 
semiconductor industry to grow films [8]. In a typical CVD process, the substrate is 
exposed to volatile precursors that react on the substrate surface to produce the 
desired deposit. Plasma enhanced CVD (PECVD) enables the chemical reaction to 
take place at lower temperatures by helping to activate the precursors with a glow 
discharge instead of thermal energy only. 
When the plasma is produced by an electron cyclotron resonance (ECR) 
source the technique is known as ECR-PECVD. In the ECR sources the energetic 
electrons are generated by applying an rf electric field with the same frequency 
than that of an electron in the presence of a static magnetic field. When both 
frequencies are coupled, the power that the electrons absorb is maximum. In this 
configuration, the trajectory that the electrons travel along the cyclotron motion is 
longer. As a consequence, the ECR configuration enhances the chance of electrons 
to collide with the atoms or molecules of the precursor gases, increasing the 
activation rate of the species. Therefore, the ECR-PECVD provides a very high 
activation efficiency. Its main advantage is the possibility of working at lower 
pressures than PECVD systems, which consequently reduces the gas flow into the 
chamber. 
Figure II.7 shows a simplified scheme of the experimental set, which consists 
of the following parts: 
• plasma source; 
• chamber; 
• substrate holder; 
• vacuum system; 
• gas control system. 
A commercial Astex AX4500 reactor is used to generate the plasma. It consists 
of a quartz chamber where the gas is introduced from one side. The electric field is 
obtained by an Astex S-250 microwave source, which gives a 2.45 GHz signal with 
power up to 250 W. The microwave source is connected to the reactor through a 
coaxial cable and a slotted waveguide, which has two adjustable stubs to minimize 
the reflected power. The static and divergent magnetic field is created by an 
electromagnet which controls the magnitude of the field through the dc current. 
Chapter II. Fabrication techniques 
32 
The main chamber, made of stainless steel, was also designed by the Láminas 
Delgadas y Microelectrónica research group [12]. The plasma source is located in 
the upper part of the chamber. The aperture of the chamber is provided with a 
cover attached to an arm. This arm is the substrate holder. The chamber is opened 
to a transfer chamber made of acrylic glass. This transfer chamber permits the 
 
Figure II.7 Diagram of the electron cyclotron resonance plasma enhanced chemical vapor 
deposition. 
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cleaning of the substrate in a controlled inert environment, which prevents the 
silicon surface oxidation. It also avoids chamber contamination, reducing the 
pumping time by several hours. In the lower part of the main chamber, a 
turbomolecular pump TPH 330 is placed, supported by a two-step rotary vane Duo 
030A pump, both from Balzers. 
The substrate holder is provided with a heating system and a temperature 
sensor. The heating is produced by a coiled Thermocoax wire. The temperature is 
measured in the center of the substrate holder by a platinum resistance. The cables 
for the temperature measurement and the wire supply power are introduced in 
the chamber by ceramic wall bypasses. 
Before each process, the camber reaches vacuum values of around 
4×10-7 mbar. The process is carried out with pressures in the order of 10-3 mbar, 
three orders of magnitude larger than base pressure. Thus, any kind of 
contamination can be neglected. 
Precursor gases in this thesis were N2 (5.5 purity) and SiH4 (3.7 purity). To 
control automatically the flux of these gases during processes, the ECR-PECVD has 
a gas control panel similar to that of the HPS (figure II.2). The MFCs of the gases 
allow a maximum mass flow of 40 and 20 mln min-1 for N2 and SiH4 respectively. 
This system was used in two operation modes throughout this thesis. On one 
hand, pure N2 plasma was used for the nitridation of the Si surface. On the other 
hand, a SiH4/N2 plasma was produced in order to deposit a ~1 nm thick SiNx layer 
on the Si. The aim of both operation modes was to grow a nitrided Si film on the 
substrate surface. Silicon nitride is currently used for the passivation of silicon 
devices because it acts as an excellent barrier against the diffusion of water, 
sodium and boron. It is also used as a mask for the selective oxidation of silicon. It 
has the advantage of a slow oxidation and thus it prevents the underlying silicon 
from SiOx regrowth. This was used in chapter IV to prevent the oxidation of the Si 
substrate during the HPS deposit, improving the quality of the high κ/Si interface. 
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II.3 METAL-INSULATOR-SEMICONDUCTOR FABRICATION 
Metal-insulator-semiconductor (MIS) devices were fabricated in order to 
characterize electrically the high κ films. In the following the fabrication process 
will be described. In all experiments, a metal was deposited on the high κ insulator 
by electron beam evaporation. This technique is introduced in sub-section II.3.1. 
Then, a standard lithography process determined squares of different sizes by 
means of a lift-off or an etching procedure. Each metallic square defines the top 
electrode of one MIS device. The lithography steps that were used to define the 
electrodes are described in sub-section II.3.2. The semiconductor contact was 
made by the evaporation of a metal (typically Al) on the backside of the substrate 
wafer. After backside electrode deposition, samples were annealed in a forming 
gas (N2 and H2) atmosphere. The details of this process are explained in sub-
section II.3.3. 
II.3.1 ELECTRON BEAM EVAPORATION 
An electron beam evaporation system was used for the deposition of both 
electrodes. Figure II.8 shows a scheme of the experimental setup employed along 
this thesis. 
In an electron beam system, a high intensity beam of electrons is focused on a 
source crucible that contains the material to be evaporated. Electrons are emitted 
thermionically by a wolfram filament which is placed at a very high potential (~6 
kV). A magnetic field created by a magnet deflects the energetic electrons towards 
the target material. This way, the material is heated and eventually melts. The 
liquefied material then evaporates to the vacuum due to the vapor pressure. The 
metal atoms must reach the sample surface without neither colliding nor 
scattering. Therefore the mean free path of the atoms must be much larger than 
the dimension of the chamber. For the dimensions of the evaporation system 
(~50 cm), the working pressure must be at least in the order of 10-6-10-7 mbar to 
achieve this requirement. This way, the atoms reach the substrate following a 
straight trajectory; they are deposited onto the sample and produce the metallic 
film. The reduced pressure is reached by means of a turbomolecular pump model 
Balzers TPH 330 with the backing of a rotational pump Balzers Duo 030A. 
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The deposition rate can be controlled by changing the current of the electron 
beam and/or the energy of the electrons. The deposition rate is monitored by a 
quartz crystal. The shift of the resonant frequency of the crystal is proportional to 
the thickness of the deposited films. The deposition rate can be measured with an 
accuracy better than 0.1 nm s-1.  
Several metal stacks for top contact were used for comparison: aluminum 
(with a thickness of ~300 nm), platinum (with a thickness of ~16 nm to avoid 
adhesion problems) and titanium (~100 nm thick). Pt and Ti were then capped 
with a ~200 nm thick Al layer in order to avoid structural degradation during 
probing and, for Ti, also to avoid surface oxidation. After deposition, the layers 
 
Figure II.8 Electron beam evaporation scheme. 
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were lifted-off to define the square contacts, with sizes from 50×50 to 
630×630 µm2. 
Previously, Al was commonly used as a top electrode. However, it was 
observed that it is prone to react with high κ dielectrics and form aluminates, thus 
reducing the effective dielectric constant of the stack. Pt was used to measure the 
plain properties of the dielectric stacks, since it is a noble metal and does not react 
with the underlying films. Ti electrodes were also studied because it is known to 
work as a scavenger of interfacial SiOx, thus increasing the effective permittivity 
[13, 14]. The analysis of the effect of the metal gate in the performance of the MIS 
devices was a very important aspect of this thesis and will be further studied in 
chapter V. 
The bulk contact of the MIS device was fabricated covering the entire back 
surface of the substrate with a 300 nm thick aluminum layer or a 100 nm Ti/ 
200 nm Al stack. 
II.3.2 LITHOGRAPHY 
Lithography was used to define the metal top contacts. This process was 
continuously modified during the thesis in order to improve the results. In this 
sub-section, three different methods of lithography used in the MIS fabrication will 
be explained. 
At first, the dielectric stack was deposited by HPS on bare Si substrates, 
followed by top electrode Al deposition. Then a positive photoresist (AZ® S1838 of 
MicroChemicals) was used for coating the insulator. Afterwards, it was exposed 
through a mask that defined squares with sizes between 50×50 to 630×630 µm2. 
The mask (lithography mask 1) consisted of a repetition of the die shown in figure 
II.9a. After resist development, the metal layer was etched by submerging the 
sample in an Al etchant solution (H3PO4:HNO3:CH3COOH:H2O). Photoresist was 
then removed with acetone. This process line was utilized for the experiments of 
chapter IV.  
However, other metal electrodes apart from Al required thorough study but 
their wet etch was not as simple. Thus, a lift-off process was optimized in order to 
deposit Ti and Pt as the MIS gate. In this case, a negative photoresist (AZ® nLOF 
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2035 of MicroChemicals) was spun on the dielectric layer for coating. The mask 
used was the same as in the previous route (lithography mask 1 shown in figure 
II.9a). After exposure and development, the metal stack (100 nm Ti/200 nm Al or 
16 nm Pt/200 nm Al) was e-beam evaporated on the photoresist. Then, the metal 
was lifted off by introducing the sample in the remover NMP 
(N-Methyl-2-pyrrolidone). This process was carried out for the fabrication of the 
devices in chapters V and VI. 
(a) 
 
(b)      (c) 
  
Figure II.9 (a) Lithography mask 1 used for MIS device definition. (b) Lithography mask 
2 used for opening windows in SiO2. (c) Lithography mask 3 used for electrode definition 
by metal lift-off. 
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These two process lines defined metal squares on the dielectric, which are 
directly contacted by a measuring needle in a probe station. Although these 
approaches are simple from a fabrication point of view, they present a significant 
hazard. Depending on the pressure posed on the needle and the metal density and 
thickness, the dielectric film can be locally damaged. This can affect the electrical 
measurements, specially the leakage current. Then, in order to prevent this 
problem, a process line was developed, which is explained in the following 
paragraphs. 
The aim of this fabrication line was to build up pads on thick SiO2 layers 
connected to the devices under test. Thus, the first step was to open windows on a 
thermally grown 200 nm thick SiO2 layer. The configuration of the windows in a 
die can be observed in the lithography mask 2 that is represented in figure II.9b. 
After that, the dielectric stack was deposited. Finally, the metal electrodes were 
defined by a lift-off process, using the lithography mask 3, shown in figure II.9c. 
The metal coats the opened windows, which define the MIS devices to test, and a 
small area of SiO2 connected to them: the pads. This way, the measuring needle 
applies pressure only to the pad, located on the thick silicon oxide, instead 
applying pressure to the thin high κ film. Using a thick SiO2 layer assures that both 
the pad parasitic capacitance and the pad leakage current are negligible and thus 
the electrical measurements of the MIS device are not distorted. 
Figure II.10a depicts a confocal microscopy image of a 30×30 µm2 window 
opened in the 200 nm thick SiO2. Figure II.10b shows an image of the device after 
the metal deposition. It can be observed the device in the window and the pad on 
the SiO2. 
In this process line the silicon wafers followed the next process steps: 
1. Firstly, they were thermally oxidized in a wet atmosphere at 1000 °C 
during 1 h. This produced a 200 nm thick SiO2 layer on both sides. 
2. Using a positive photoresist (AZ® S1828) and the lithography mask 2 
of figure II.9b, the square windows with sizes from 10×10 to 
700×700 µm2 were opened submerging the samples in a buffered HF 
solution for 3 min. 
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(a) 
 
(b) 
 
Figure II.10 Steps for metal-insulator-semiconductor fabrication. (a) Window opening of 
50×50 µm in a SiO2 200nm layer. (b) Electrode deposition (definition by lift-off). 
Chapter II. Fabrication techniques 
40 
3. Then, the Si surface was cleaned by means of a standard RCA clean, 
which will be explained in next section. 
4. The wafers were submerged in a 1:50 HF solution to remove the 
native SiO2 immediately before the introduction to the HPS chamber 
for the dielectric deposition. 
5. After high κ deposition, a negative photoresist (AZ® nLOF 2035) was 
used to coat the wafer. Then, it was exposed through lithography 
mask 3 (figure II.9c) and revealed. 
6. Finally, metal was deposited by e-beam evaporation and lifted off with 
the remover NMP. 
This last fabrication line was used with thin high κ ternary compounds 
(GdScO3) in chapter VII. It is remarkable that this route is much more complicated 
than previous approaches, but on the other hand, the measured leakages are 
orders of magnitude smaller than the ones measured on devices fabricated by the 
simpler routes.  
II.3.3 THERMAL TREATMENTS 
After MIS fabrication, the samples were annealed in a forming gas 
atmosphere (90% N2 and 10% H2). The annealing consisted in raising the 
temperature of the sample with a controlled rate and atmosphere, keeping the 
temperature for a fixed time, and then allowing it to cool. The temperature curve 
can be observed in figure II.11. Annealing temperatures ranged from 300 to 450 °C 
and the annealing time was 20 min. This process has two purposes: in the first 
place, hydrogen atoms can passivate the dangling bonds in the Si/high κ interface, 
reducing the density of interfacial defects; secondly, it assures the silicon ohmic 
contact on the backside, reducing the series resistance. It will be seen that the 
forming gas annealing also catalyzes reactions of the components of the stacks. 
Thus, formation of silicates or aluminates is observed after the annealing. Ti gates 
also dissolve the oxygen present in the SiOx interface during the anneling 
(scavenging). Through this thesis, the effect of this anneal in the gate stack will be 
analyzed. 
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II.4 SUBSTRATES AND SUBSTRATE CLEANING 
The high κ stacks were deposited by HPS on 2-inch diameter Si wafers. 
Depending on the characterization technique, two kinds of wafers were selected. In 
chapter III, the reasons for these choices will be further discussed. 
For Fourier transform infrared spectroscopy (FTIR), floating zone double 
side polished n-Si wafers with (100) surface orientation and high resistivity (800-
1200 Ω cm) were employed. The wafer thickness was 200 or 300 µm. The number 
of phosphorous dopants was very low in order to minimize the photon absorption 
by the free charge carriers. These samples were also used for measuring the 
physical properties of the grown films by ellipsometry, x-ray photoemission 
spectroscopy, x-ray diffraction… 
For MIS fabrication, floating zone low resistivity n-Si wafers were used in 
order to reduce the series resistance influence on the electrical measurements. 
One side of the wafer was polished and the surface orientation was (100). The 
resistivity was 1.5-5.0 Ω cm and it was doped with phosphorus. These wafers were 
500 µm thick. 
 
Figure II.11 Temperature curve in the annealing process. 
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The electronic properties of the dielectric/silicon interface are strongly 
affected by the chemical integrity and morphological structure of the silicon 
surface before dielectric deposition [15]. Then, the cleaning procedure is crucial 
for obtaining high quality interfaces since it removes particles and contamination 
from the silicon surface. 
Through this thesis, wafers used as MIS substrates were cleaned by a 
procedure called standard RCA clean. This procedure was named RCA after Radio 
Corporation of America, the American electronics company that developed it. It was 
published by Kern in 1970 although it had been used at RCA since 1965 [16]. 
The original RCA clean sequence follows this sequence of steps [17]: 
• Standard clean 1 (SC1): immersion of the wafer in a solution 
H2O:H2O2 30%:NH4OH 29% (5:1:1) at 70-80 °C for 10 min. This clean 
removes particles and residues by forming and dissolving hydrous 
oxide films. 
• Ultrapure water rinse. 
• Standard clean 2 (SC2): immersion of the wafer in a solution 
H2O:H2O2 30%:HCl 37% (6:1:1) at 70-80 °C for 10 min. This removes 
alkali metal and hydroxides. 
• Ultrapure DI water rinse and dry. 
The wafer is optionally immersed in acetone and isopropyl alcohol (IPA) for 
several minutes before the SC1 in order to remove the possible organic 
contamination. 
Finally it must be noted that all wafer cleaning solutions and rinses were 
carried out with ultrapure deionized (DI) water. DI water should be highly purified 
and filtered to remove all traces of ionic, particle and bacterial contamination. The 
water resistivity achieved by our purelab system is the maximum attainable, 
18.2 MΩ cm. 
As a final step all wafers were immersed in a diluted HF solution (1:50) 
immediately before the introduction in the ECR-PECVD or the HPS chambers in 
order to etch the native ~1 nm SiO2 on the Si surface The ECR-CVD is attached to a 
glove box and this clean was performed in nitrogen atmosphere. This way it is 
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assured that the Si wafer surface is oxygen free. However, the HPS system is not 
provided with this kind of chamber. Thus, in order to avoid oxide regrowth, the 
time between the HF dip and sample loading is minimized, being in all cases less 
than 1 min. 
II.5 FIN FIELD EFFECT TRANSISTOR (FINFET) ARCHITECTURE 
An important part of this thesis is devoted to the study of the reliability of 
bulk n-type FinFETs, which, as it was introduced in chapter I, are a strong 
contender to replace the traditional planar devices in the future of CMOS 
technology [18]. Along with this new architecture, their EOT was ultra-low, 
ranging from 0.8 to 0.6 nm, thanks to the TiN/HfOx gate stack. In this section, the 
geometrical parameters of the studied FinFETs will be detailed. 
In FinFETs the channel is not planar, but is wrapped around a silicon fin, 
which acts as the body of the device. Thus, this kind of transistors has more 
geometrical dimensions that must be considered when studying its performance or 
reliability. Several types of multi-gated transistors exist, depending on the number 
of sides of the fin body that are wrapped by the gate stack [19]. Also, the fin can be 
connected to the substrate (bulk FinFET) or it can be grown on an insulator 
substrate. The latter are called silicon on insulator (SOI) FinFETs [19]. 
This study is focused on three-gated bulk FinFETs, which present a good 
compromise between performance and process integration complexity [20, 21], as 
compared with other FinFETs architectures. In figure II.12, the FinFET device 
structure is depicted. The silicon fin is directly connected to the bulk, and the top 
and lateral surfaces of the fin body are wrapped by the gate dielectric and metal 
electrode. From its three-dimensional structure, the width (Wfin) and the height 
(Hfin) of the fin are defined as shown in figure II.12a. The distance from the gate 
edge to the source and drain is called fin extension (Lext), as in figure II.12b. A 
device can contain one or multiple fins, so the number of fins (Nfin) and the 
distance between two adjacent fins or pitch (S) are parameters that have to be 
taken into account. Thus, the total device area A of the channel follows this 
expression: 
	  
2fin finGfin  equation II.2 
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The n-type FinFETs were fabricated on 300 mm (100) Si wafers. The 
fabrication flow is detailed in references 22 and 23. It is mainly based on 
conventional shallow trench isolation (STI) process flow to fabricate the fins. At 
the beginning of the process, a typical STI stack was present (from bottom to top, 
Si/8 nm thermal SiO2/70 nm CVD Si3N4), covered by hard mask with an 
antireflection layer (90 nm CVD amorphous carbon/35 nm CVD SiOC), Lithography 
was performed with 193 nm illumination in order to print the pattern on the 
carbon layer. The Si3N4 layer and the top straight part of the fin were patterned 
using SH2F2/SF6/N2 chemistry and the amorphous carbon layer as a mask. The 
sloped bottom part of the fin was etched using Cl2/O2/N2 chemistry and the Si3N4 
layer as a mask. The fin profiles after the trench etching are shown in figure II.13a. 
After trench etching, SiO2 was deposited by CVD, followed by a chemical 
mechanical polishing (CMP). Then, the field SiO2 was recessed until the level of 
nitride bottom. Next, nitride was removed in a hot phosphoric bath, while fins are 
protected by the SiO2. Finally, the field oxide was recessed until the desired level of 
fin height was attained using SiconiTM Selective Material Removal (SMRTM) process 
 
Figure II.12 (a) Schematic cross sectional view of a FinFET device. (b) Schematic top 
view of a FinFET consisting of five fins (cutline along A-B for fin cross-sectional view). 
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[22]. In figure II.13b, the fin profiles are shown after the STI trench fill with oxide 
and subsequent recess etch. 
Once the fins were produced, the 2.1 nm thick high κ HfOx was deposited by 
atomic layer deposition (ALD). To reduce EOT, a thin TiN/80 nm Si-cap gate 
structure was used to partially scavenge the interfacial layer. The TiN electrode 
was deposited by physical vapor deposition (PVD). In order to achieve gate stacks 
with different EOTs, wafers with metal gate thicknesses of 5, 3 and 2 nm were 
fabricated, since it was previously observed that the reduction of the interfacial 
layer is more effective for the thinner TiN layers. 
Chapter VIII is dedicated to the evaluation of the reliability of bulk FinFET 
transistors and the influence of the TiN gate. The reliability assessment techniques 
used in this thesis are described in next chapter. 
II.6 SUMMARY 
This chapter has described the experimental techniques used in sample 
fabrication. The HPS was thoroughly explained in section II.1 as the main 
deposition technique in this thesis. Then, other techniques were explained and the 
different fabrication flows used through this thesis were detailed. Finally, the last 
section of this chapter dealt with the FinFET architecture, since an important part 
(a) (b) 
  
 
Figure II.13 (a) Trench shape after dry etching. Fin height is 280 nm and width is 35 nm. 
(b) Same structures after STI fabrication with trenches filled by the field oxide. Fin width 
is reduced to 20 nm. From reference 22. 
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of this thesis consists in its reliability assessment. Next chapter will cover the 
characterization methods. 
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CHAPTER III. CHARACTERIZATION TECHNIQUES 
This chapter is divided in three parts. The section III.1 describes the electrical 
characterization of the metal-insulator-semiconductor (MIS) capacitors. In this 
way, the first sub-section begins with the analytical description of the physics of 
the MIS capacitor, the main device that was analyzed throughout this thesis. This is 
followed by the introduction to the measurement techniques that were used for 
the electrical characterization. The aim of Section III.2 is to give a brief explanation 
of the methods used for the reliability assessment of the gate stack (chapter VIII). 
Section III.3 concludes this chapter with the fundamentals of the structural 
characterization techniques, used to study the physical properties of the high κ 
thin films. 
Along this chapter the application of the characterization techniques to the 
study of high κ dielectrics is considered in depth. 
III.1 ELECTRICAL CHARACTERIZATION 
As it was introduced in chapter I, one of the main purposes of this thesis is 
obtaining a high κ material with suitable properties for its application as a gate 
dielectric in future generations of MIS field effect devices (MISFETs). Therefore, 
the electrical characterization of the MIS capacitors fabricated with scandium and 
gadolinium oxides is essential for the determination of their suitability. These 
materials, as well as their ternary, could be applied in MISFET according to their 
electrical properties, among them, the equivalent oxide thickness (EOT), leakage 
current and density of interfacial traps or defects. 
III.1.1 THE METAL-INSULATOR-SEMICONDUCTOR (MIS) CAPACITOR 
In this sub-section, the MIS capacitor theory is explained for a better 
understanding of the measurement techniques [1, 2, 3]. 
MIS structure in equilibrium 
A MIS structure consists of a metal and a semiconductor separated by an 
insulator. The metal corresponds to the gate of the device. The ideal case where 
there is no density of interfacial defects in the insulator/semiconductor interface 
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will be considered. The gate voltage VG refers to the potential difference between 
the gate and the semiconductor, which is grounded. 
In thermal equilibrium and at zero applied bias, the metal and the 
semiconductor Fermi levels coincide since the probability of occupation of all 
states with a given energy must be the same. In figure III.1a, the energy-band 
diagram of the MIS capacitor in equilibrium is shown. For simplicity, only the 
n-type semiconductor case is considered. The work-function difference φms is 
defined as the difference between the Fermi levels of the metal and the 
semiconductor when they are isolated (before forming the MIS structure). 
ms  m  sc  m  sc  g	  F
  equation III.1 
The different magnitudes are defined as follows: 
• q is the elementary charge; 
• φm is the metal work function; 
• φsc is the semiconductor work function; 
• χsc is the semiconductor electron affinity; 
• Eg is the semiconductor band gap; 
• φF is the absolute value of the potential difference between the Fermi 
level and the intrinsic Fermi level Ei. It follows equation III.2. 
F  B	 ln Di 
  equation III.2 
In equation III.2, kB is the Boltzmann constant, T the temperature, ND the 
density of donor dopants and ni the intrinsic density of carriers of the 
semiconductor. 
If the semiconductor is p-type, the sign of φF must be the opposite in equation 
III.1, and the acceptor density NA must replace ND in equation III.2. 
If φm is smaller than φsc, the metal Fermi level is above the semiconductor 
Fermi level. Then, to reach equilibrium some negative charge (electrons) must 
transfer from the metal to the semiconductor and a positive potential appears 
between the gate and the semiconductor. Otherwise, the electrons in the 
semiconductor transfer to the metal and a negative potential appears. Anyhow, 
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this potential is divided between the spatial charge region of the semiconductor 
(ψS0) and the insulator (Vins0) and it compensates the work function difference as 
can be seen in figure III.1a. 
ms  S0  ins0  equation III.3 
This result implies that, in general, when the device is not biased (VG = 0), 
there is a potential drop in the semiconductor, and thus, its energy bands are bent. 
Energy band bending is represented as ψS. 
(a) 
 
(b) 
 
Figure III.1 Band diagram of the MIS structure in equilibrium (a) and biased (b). EC and 
EV are the semiconductor conduction and valence band respectively. 
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MIS structure under bias 
If a gate bias voltage VG is applied, then this voltage drops across the 
capacitor producing a variation in the insulator voltage (Vins) and the energy band 
bending (ψS) with respect to the equilibrium values (Vins0 and ψS0, respectively). 
G  ins  ins0  S  S0  equation III.4 
This situation is depicted in figure III.1b. Substituting equation III.3 in 
equation III.4, it is concluded: 
G  ins  S  ms  equation III.5 
Therefore, the gate voltage determines the voltage drop in the insulator and 
in the semiconductor and so, the energy band bending. 
A very important magnitude is the flatband voltage VFB. It is defined as the 
gate voltage necessary to achieve a flat bands in the semiconductor (in other 
words, no band bending,ψS = 0). In this case, the total charge in the semiconductor 
Qsc is zero. If a charge per unit area Qss (in C/cm2) is trapped at the 
semiconductor/insulator interface, VFB is determined through the following 
relation: 
FB  ms  ssins  equation III.6 
where Cins is the insulator capacitance per unit area, which is related to the 
dielectric permittivity εins = κε0 and the insulator thickness tins according to the 
equation III.7. 
ins  0!ins   equation III.7 
The applied voltage VG with respect to the flatband voltage VFB defines the 
different operation regions of the MIS capacitor: accumulation, depletion and 
inversion. Figure III.2 shows the band diagram of a MIS for the three operation for 
the n-type semiconductor case. Fermi levels remain constant in the whole 
structure since in the ideal case no current flows through the device. 
When the applied voltage is larger than the flatband voltage (VG > VFB) an 
excess of electrons is induced in the semiconductor close to the 
semiconductor/insulator interface. Then, the valence and conduction bands bend 
downwards (ψS> 0) and an accumulation of majority carriers is produced in the 
semiconductor surface. This is the accumulation region. 
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When VG < VFB, the energy bands bend upwards (ψS< 0), the electrons are 
driven away and the region closer to the insulator/semiconductor interface is 
depleted of majority carriers. The depletion layer presents a positive charge due to 
the ionized donor impurities and its width increases with decreasing gate voltage 
until reaching a maximum. This is the depletion region.  
When VG << VFB, the energy bands bend upwards even more. The intrinsic 
Fermi level Ei crosses over the Fermi level (ψS < -φF). Then, the voltage induces an 
excess of positive charges (holes) close to the interface. This is the weak inversion 
region. Finally, the strong inversion region is reached when the hole concentration 
increases exponentially for lower values of the band bending (ψS < -2φF). 
Similar results occur for the p-type semiconductor, reversing the polarity of 
the voltage. 
 
Figure III.2 Energy band diagrams (top) and charge densities (bottom) for the different 
operation regions of a MIS structure. "#$ is the electric field, ND is the donor dopant 
concentration, n is the density of electrons in accumulation and p is the density of holes in 
inversion. QG is the charge in the gate. 
Chapter III. Characterization techniques 
54 
Low and high frequency capacitance 
The differential capacitance of the MIS capacitor per unit area C is defined as 
follows: 
  %G%'G  equation III.8 
where QG is the charge in the gate per unit area. In order to measure the 
capacitance as a function of gate bias in the steady state, a small alternating 
component of voltage is superimposed to a direct current (DC) bias voltage applied 
to the gate. Small signal measurements determine the rate of change of charge with 
voltage.  
The capacitance of the MIS is the series combination of the semiconductor 
capacitance CS and the insulator capacitance Cins as can be observed in the 
equivalent circuit represented in figure III.3a. CS is modeled as a variable 
capacitance since it depends on the band bending ψS and thus, on the gate voltage 
VG. Therefore, the total capacitance depends on the gate voltage. 
The semiconductor response also depends on the frequency f of the 
alternating current, and two cases are commonly distinguished: low frequency 
(LF) and high frequency (HF). The associated capacitances are represented as 
CLF(VG) and CHF(VG), respectively. The total capacitance C is then determined by 
equation III.9. 
(
'G,* 
(
ins 
(
+'G,*  equation III.9 
Figure III.3b shows the total capacitance of an ideal MIS capacitor with n-type 
semiconductor for low and high frequency. Starting from accumulation, a high 
capacitance can be observed. This is caused by the high number of electrons 
accumulated in the semiconductor surface. The total capacitance is then close to 
the insulator capacitance Cins. As the gate voltage is reduced under VFB, the 
depletion layer appears and acts as an insulator in series, so the total capacitance 
decreases. In low frecuencies the capacitance presents a minimum and then 
increases again as the inversion layer of holes forms at the surface. The increase of 
the capacitance depends on the ability of the minority carrier concentration to 
follow the applied alternating signal. This only happens at low frequencies where 
the recombination-generation rates of minority carriers can keep up with the small 
signal variation. At high frequencies the minority carriers cannot follow the 
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alternating signal, and as a result, C-VG curves measured at frequencies larger than 
~100 Hz do not show the increase of the capacitance in the inversion region. 
 
(a) 
 
(b) 
 
Figure III.3 (a) Small signal equivalent circuit of an ideal MIS capacitor. (b) C-VG 
characteristics at high frequency (HF) and low frequency (LF) for an n-type 
semiconductor. 
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(a) 
 
(b) 
 
(c) 
 
Figure III.4 Occupancy of interface states as a function of the band bending for a n-type 
semiconductor. (a)ψS = 0, (b) ψS < 0, (c) ψS > 0. Occupied traps are indicated by the small 
horizontal heavy lines and the unoccupied traps by the light lines. 
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Flatband voltage determination 
The determination of the flatband voltage VFB was very important throughout 
this thesis. Its calculation was useful for assessing the charges in the oxide caused 
by different processes. The VFB is measured from the gate bias that corresponds to 
a calculated flatband capacitance CFB on a CHF-VG curve. This method is widely used 
because of its simplicity. To compute CFB, equation III.9 must be used with 
CS =εS / LD, where εS is the dielectric permittivity of the semiconductor and LD the 
Debye length. LD can be seen as the penetration length of the electric field in the 
semiconductor at flatband conditions and it is calculated for n-type 
semiconductors according to equation III.10. 
,D  -BS	/D   equation III.10 
For p-type, ND must be replaced for NA. 
In the above discussion, the effect of the charge trapping in the 
insulator/semiconductor interface was neglected. However, the influence of the 
interface traps on the capacitance of the MIS is described in the following sub-
section. 
III.1.2 INTERFACE DEFECTS IN THE STACK 
The semiconductor/insulator interface presents energy levels within the gap 
of the semiconductor. These charge traps are usually attributed to dangling bonds 
at the interface and they have a distribution Dit(E) over the band gap. Qit represents 
the charge per unit area that is trapped at the interface because of these energy 
levels, and its value depends on the band bending. The interface traps are usually 
passivated with hydrogen by a forming gas anneal at moderate temperatures 
(300 - 450 °C) performed as the final step of the integrated circuit fabrication. 
The most common model that explains the nature of the traps attributes 
donor-like behavior to the energy levels below the intrinsic energy level Ei and 
acceptor-like behavior to the Dit above Ei, as is observed in figure III.4a for a n-type 
semiconductor [4, 5]. Their occupancy depends on the band bending. The donor 
traps below the Fermi level are occupied by electrons and hence they remain 
neutral. Likewise, the acceptor traps above the Fermi level are empty states and 
then they also remain neutral. Acceptor interface levels with energies between the 
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Fermi level and the intrinsic level Ei are occupied states and thus they involve a net 
negative charge. Donor traps with energies between the Fermi level and Ei are 
unoccupied states and involve a positive charge. Therefore, the capacitance curves 
shift to the left for small gate voltages, and to the right for high gate voltages. Both 
curves coincide when Qit equals zero, that is, when -ψS = φF for a n-type 
semiconductor (ψS = φF for an p-type). A comparison between a CHF-VG curve with a 
density of states and one without is depicted in figure III.5. In the figure, it is 
assumed that the interface traps do not contribute to the total capacitance since 
they cannot follow the high frequency signal. However, interface traps can follow 
the slowly varying gate bias. 
The different methods used through this work to estimate the density of 
interfacial defects are explained in this sub-section. 
Quasi-static method 
The interface trap level density Dit can be measured by comparison of the 
high frequency capacitance CHF with the low frequency or quasi-static capacitance 
CLF. This method was introduced by Berglund [6] and simplified by Castagné and 
Vapaille [7]. 
The high frequency capacitance must be determined at a frequency where 
the interface traps are assumed not to respond. On the other hand, low frequency 
means that the interface traps and the minority carriers must be able to respond. 
 
Figure III.5 Stretching out of the CHF-VG curve due to the charge trapping in the 
insulator/semiconductor interface. 
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At this low frequency, the interface states contribute a capacitance Cit in parallel 
with the capacitance of the depletion layer in the semiconductor CS. The equivalent 
circuit is depicted in figure III.6. The total capacitance at low frequency is then: 
LF   (ins 
(
S1it

3(
  equation III.11 
 
For high frequencies, the interface states do not contribute (Cit = 0) and the 
capacitance is: 
HF   (ins 
(
S

3(
  equation III.12 
 
Figure III.6 Small signal equivalent circuit of a MIS capacitor with the contribution of Dit. 
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The interface capacitance Cit is related to the interface trap density Dit by 
equation III.13. 
5it  it	/  equation III.13 
Substituting equation III.12 into equation III.11 and using equation III.13, the 
Dit is determined by the HF and LF capacitance curves as 
5it  (	/  insLFins3LF 
insHF
ins3HF
  equation III.14 
Equation III.14 gives the interface trap density for each value of VG. However, 
it is only valid over a limited range of the band gap, typically from the onset of 
inversion to a surface potential towards the majority carrier band at about 0.2 eV 
from that band [3]. The Cins can be extracted from the capacitance measured in 
accumulation. 
Finally, the position of the Fermi level inside the semiconductor gap as a 
function of the gate voltage must be determined to obtain the interface trap 
density as a function of the energy level Dit (E). The band bending can be calculated 
from the CLF-VG curve using equation III.15. The trap energy Eit with respect to the 
conduction band edge EC is related to the band bending ψS by the equation III.16 
(ref. 6). 
SG  6 1  LF8'G9:ins 
;G<
'=
'FB   equation III.15 
"C  "it  g  @S  @F  equation III.16 
Equation III.16 is valid only for n-type semiconductor. For p-type, the sign of 
qφF must be opposite. 
In this thesis, the measurement of HF and LF capacitance curves was carried 
out by a Keithley Model 82 system, which consists of a voltage source, a C-V 
analyzer, a quasi-static C-V meter and a remote input coupler. They were all 
controlled by the Metrics ICS 7.0 software. To measure the CHF-VG curve, an 
alternating voltage of 30 mV of 100 kHz was superimposed on the gate bias VG. The 
quasi-static curve (CLF-VG) was calculated by applying a voltage step ∆VG and 
measuring the displacement charge ∆Q. The quasi-static capacitance is the 
quotient of ∆Q and ∆VG. With the usual step ∆VG of 20 mV and a delay time of 
0.07 s, the leakage current through the device must be lower than 0.3 nA for 
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accurate CLF-VG measurements [1]. This means that the insulator must be relatively 
thick and defect-free in order to use this technique. 
Figure III.7 shows a typical CHF-VG and CLF-VG characteristics of a MIS device 
with a Sc2O3 as gate dielectric and the Dit extracted with this method. 
Conductance method 
The conductance method is one of the most sensitive methods to determine 
Dit. It was proposed by Nicollian and Brews in 1967 [1]. This method consists in 
extracting Dit from the admittance in depletion (Ym = Gm + i ω Cm), measured as a 
function of the gate voltage VG and the frequency ω = 2 pi f. When there is no gate 
leakage, the conductance Gm is due to the interface trap density since it represents 
the loss mechanism from interface trap capture and emission of carriers. The 
following paragraphs give a qualitative description of the energy loss caused by a 
small alternate current signal superimposed on the gate bias VG.  
Following Nicollian and Brews [1], the interface trap levels change their 
occupancy due to the small variations of gate voltage. In the positive half cycle of 
the signal the conduction band approaches the Fermi level at the Si surface. The 
average energy of the electrons of the conduction band immediately increases. At 
 
Figure III.7 (a) CHF-VG and CLF-VG characteristics of a MIS device. (b) Density of states as a 
function of the energy level obtained by the quasi-static method. 
Chapter III. Characterization techniques 
62 
frequencies where an energy loss is observed, interface traps do not respond 
immediately but lag behind the alternate gate voltage. Thus there are empty 
interface trap levels below the Fermi level in the Si. An energy loss occurs when 
electrons at a higher average energy in the Si are captured by interface trap levels 
at a lower average energy, eventually making the average energy of trapped 
electrons the same as that of the free electrons. The energy lost during electron 
capture is taken up by phonons, heating the lattice. 
In the negative half cycle, the conduction band moves away from the Fermi 
level at the Si surface. Electrons in filled interface trap levels above the Fermi level 
in the Si will be at a higher average energy than electrons in the Si. As electrons are 
emitted by interface traps into the Si, the electrons lose energy again until the 
energy of trapped electrons becomes equal to that of the free electrons. The energy 
needed to emit electrons from interface trap levels to the Si conduction band is 
provided by phonons. Emitted electrons enter the high energy tail of the Fermi 
distribution, raising the average energy of electrons in the Si momentarily. The 
ensemble of electrons in the Si then returns to its original average energy through 
phonons, heating the lattice 
Therefore, there is energy loss in both halves of the cycle that must be 
supplied by the signal source. This energy loss is modeled as a conductance GP in 
parallel with the capacitance of the semiconductor CS and the capacitance of the 
interface states Cit. Then, the equivalent circuit for a MOS structure is shown in 
figure III.8a. 
To determine the Dit distribution, the admittance of the MIS device is 
measured as a function of VG and ω, obtaining Gm and Cm, as the equivalent circuit 
in figure III.8b. The equivalent parallel conductance GP is related to the measured 
Gm and Cm according to equation III.17.  The insulator capacitance Cins is 
determined from the admittance in strong accumulation. 
AP
C  Cins
/ Am
Am/1C/ins3m/  equation III.17 
Chapter III. Characterization techniques 
63 
The density of interfacial traps Dit is evaluated by means of equation III.18 
where (GP/ω)max is the maximum of equation III.17 as a function of the frequency ω 
and gate voltage VG [1, 3], where GP is in S (Ω-1) per unit area. 
5it  (D.F		/ APC
max  equation III.18 
In a simplification proposed by Hill and Coleman, a single Cm–VG and Gm–VG 
curve at a high frequency is enough to give an estimation of Dit [8]. 
Nonetheless, a series resistance RS can cause large distortions in the 
measurement of the conductance Gm and therefore, in the extraction of the density 
of interfacial traps. Figure III.8c depicts the equivalent circuit with the series 
resistance. The largest effect of RS takes place in strong accumulation. The series 
resistance RS can be calculated at strong accumulation from the capacitance Cma 
and parallel conductance Gma. The measured capacitance Cm and conductance Gm 
are corrected in all the range of VG according to the following equations. 
JS  AmaAma/ 1C/ma/   equation III.19 
m,cor  Am/1C/m/N/1C/m/ m  equation III.20 
Om,cor  Am/1C/m/N/1C/m/ P  equation III.21 P  Om  JSOm  Qm  equation III.22 
Capacitance and conductance measurements as a function of gate voltage and 
frequency were carried out by means of an Agilent 4294A impedance analyzer. 
Figure III.9 shows a typical Cm and Gm measurement at 100 kHz before and after 
the correction of the influence of the series resistance. 
(a)   (b)   (c) 
 
Figure III.8 (a) Small signal equivalent circuit of a MIS capacitor with a contribution of Dit 
to capacitance and energy loss. (b) Measured admittance of the device. (c) Corrected 
admittance with the series resistance RS. 
Chapter III. Characterization techniques 
64 
Charge pumping method 
This technique was proposed by Brugler and Jespers in 1969 [9] for Dit 
determination in Si metal-oxide-semiconductor field-effect-transistors (MOSFET). 
This method consists in applying a pulse train with sufficient amplitude for the 
substrate to be driven into inversion and accumulation. It cannot be used in MIS 
capacitors since a minority carrier source is needed to allow the semiconductor 
surface to be quickly driven into inversion. In MISFETs, the source and the drain of 
the transistor act like this minority carrier source. The pulse train prompts a 
current Icp that is proportional to Dit due to the charge trapping and detrapping of 
the interface defects during the transitions from inversion to accumulation and 
from accumulation to inversion. The charge pumping current follows equation 
III.23, where f is the frequency of the pulse train and A is the area of the capacitor. 
Rcp  @TUVit  @TU65it" ;"  equation III.23 
In this thesis, the charge pumping method was used to evaluate the number 
of defects Nit in FinFETs and to discuss about its influence on the reliability. 
 
 
 
Figure III.9 CHF-VG and G-VG characteristics of a MIS device before and after RS correction. 
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Charge trapping: hysteresis 
The applied gate voltage can inject carriers from the semiconductor to the 
insulator. Injected carriers have the opposite sign of the applied voltage. Then, if 
the gate voltage is positive, the injected carriers are electrons. Likewise, injected 
carriers are holes for negative voltages. These carriers can be trapped in slow 
states inside the dielectric or at the insulator/semiconductor interface. According 
to equation III.6, this extra charge changes the insulator charge and prompts a shift 
in VFB. 
When measuring the CHF-VG curves from inversion to accumulation and then 
from accumulation to inversion, when these slow traps are present, a hysteresis 
cycle is found due to the charge trapping effect. In the case of an n-type 
semiconductor, accumulation occurs for positive voltages, so the VFB shifts towards 
higher voltages. A higher density of defects increases the probability of charge 
trapping. 
Throughout this thesis, the hysteresis measurement has proved to be a useful 
tool for insulator assessment. Dielectrics with high densities of defects present 
high VFB shifts while good quality dielectrics do not have hysteresis. A typical 
hysteresis CHF-VG curve of an scandium oxide device is represented in figure III.10, 
where a high ∆VFB was found. 
III.1.3 LEAKAGE CURRENT 
The current that flows through the MIS capacitor when it is biased produces 
extra energy consumption that must be minimized. The International Technology 
Roadmap for Semiconductors (ITRS) projects maximum leakage current densities 
JG of 100-200 A cm-2 for both high performance (HP) and low operating power 
(LOP) devices at 100 °C and gate voltages of 1 V in the next generations of Si 
devices [10]. In fact, as it was introduced in chapter I, the main purpose of the high 
κ dielectrics is to substitute the traditional silicon oxide with a thicker layer with 
higher permittivity to increase the areal gate capacitance while reducing the gate 
leakage current. 
In this thesis the density currents were mainly measured in accumulation. 
This situation allows the characterization of the dielectric exclusively, since almost 
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no electric field penetrates into the semiconductor. In depletion or inversion 
polarizations, the depletion layer contributes to the insulation, so the leakage 
currents are lower. 
The JG-VG measurements were carried out by means of a Keithley 2636A 
System, controlled by Labview software. This equipment can work simultaneously 
as a voltage source and an ammeter. An example of a JG-VG curve of a Pt/8 nm 
GdScO3/n-Si device can be observed in figure III.11. 
III.2 RELIABILITY ASSESSMENT 
Gate dielectric degrades because of the operation conditions and, as the heart 
of the MISFET transistor, this degradation reduces drastically device performance. 
The generation of defects in the dielectric and the charge that can be trapped can 
lead to a complete failure of the transistor. It is thus vital to study the reliability in 
order to guarantee correct operation during the required lifetime.  
Moreover, the scaling of transistors to EOTs below 1 nm, with the 
introduction of high κ dielectrics and new three-dimensional architectures, raises 
new questions about reliability [11]. Chapter VIII deals with time-dependent 
dielectric breakdown (TDDB) and bias temperature instabilities (BTI) of n-channel 
 
Figure III.10 Hysteresis CHF-VG curve of a MIS device. 
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bulk FinFETS with EOTs below 1 nm. This section describes these reliability issues 
and their assessment procedure. The devices were fabricated and the 
measurements were carried out at Imec (Leuven, Belgium). 
III.2.1 TIME-DEPENDENT DIELECTRIC BREAKDOWN (TDDB) 
Dielectric breakdown is one of the main reliability issues in modern CMOS 
devices [12, 13]. When a voltage is applied to the gate of a transistor, the electric 
field generates defects in the dielectric that act like electron traps. Because of the 
electrical stress, the amount of generated traps increases and they eventually form 
a percolation path [14]. The number of traps needed to form a percolation path 
depends on the trap effective radius r and the insulator thickness, as can be seen in 
figure III.12a for a dielectric between two electrodes. 
TDDB Measurement procedure 
The most commonly used method to determine the time-to-breakdown of a 
MOS structure is the constant voltage stress (CVS). In CVS, a constant voltage VG is 
applied to the gate and the gate current IG is measured versus time. Source, drain 
and substrate are grounded during measurement. A typical IG-t curve can be 
observed in figure III.12b. Created traps result in an increase on the gate current, 
 
Figure III.11 JG-VG characteristic of a n-type MIS device. 
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and degradation presents several phases, which are explained in the following 
paragraphs. 
Initially, there are few defects in the unstressed dielectric and the conduction 
mechanism is tunneling. After stress, single defects are created and they can act as 
traps and produce a small increase in the current [15]. Continuous stress keeps on 
increasing the number of traps in the dielectric, increasing the probability of 
creating a percolation path. Such multiple-trap conduction path carries currents 
much larger than a single trap path. The value of these currents strongly depends 
on the dielectric thickness, temperature, gate voltage and the location of the trap 
[16, 17]. The apparition of the first percolation path indicates soft breakdown 
(SBD). Local currents along conduction paths lead to accelerated degradation. 
More defects are created along the conduction path, resulting in a growth and 
wearout of the breakdown spot. The current increase contributes to a positive 
feedback mechanism that enhances trap generation and increases current and 
noise. Eventually, the dielectric loses its insulating properties and the current 
increases up to the compliance of the measurement set-up. This is known as hard 
breakdown (HBD). 
In order to evaluate TDDB in a FinFET device, IG-t traces must be measured in 
a large set of identical devices for several gate voltages. To assess reliability at the 
worst-case scenario, the temperature is maintained at 125 °C. In figure III.13a, it 
(a)     (b) 
 
Figure III.12 (a) Defects in the dielectric created during electrical stress. If a percolation 
path is formed, breakdown occurs. From reference 12. (b) Gate current as a function of 
time for a CVS. The SBD occurs at 150 s, initiaing the wearout phase of multiple SDBs and 
enhanced localized degradation. The dielectric loses its isolating properties when HDB is 
formed. From reference 13. 
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can be observed a set of IG-t curves for a specific wafer. Then, the time to SBD tSBD 
must be calculated for each curve by selecting a current step trigger. The value of 
the current step trigger has to be the current of a single percolation path. 
TDDB data analysis 
The set of tSBD values from identical measurements must be treated 
statistically. The time to failure or tSBD is assumed to follow the Weibull 
distribution, which is widely used in failure analysis of materials under external 
stress. It was first applied to TDDB by Hill in 1983 [18]. For this work, it can be 
expressed as: 
(a)     (b) 
 
(c)     (d) 
 
Figure III.13 (a) IG-t traces measured on a 0.8 nm EOT n-type FinFET for several stress 
voltages. (b)This Weibull plot is created by ranking the tSBD data using the Benard 
approximation and plotting the Weibit versus the time-to-breakdown. (c) The tSDB 
Weibull slope β as a function of the number of traps involved in a percolation path. From 
reference 12. (d) Exponential fit through the time-to-breakdown values towards lower 
voltage values. To obtain the lifetime and the stress voltage at 10 years according to the 
TDDB reliability specification, tSBD must be scaled to an area of 0.1 cm2 and 0.01% failure 
probability. 
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WXSBD  1  exp Z!SBD[ 

\]  equation III.24 
where F is the cumulative distribution function and β and η are the parameters of 
the Weibull distribution function. The value of F(tSBD) represents the probability 
that a device will fail at or before tSBD and takes values from 0 to 1. The parameter 
β is called Weibull slope and η is the time for which 63% of the devices have failed. 
In order to extract the Weibull parameters (β and η) from a fit of the 
measured set of tSBD, the empirical cumulative distribution function is represented 
in a special plot that is called Weibull plot. The axes of the Weibull plot are the 
logarithm of tSBD and the Weibull parameter z, defined in equation III.25. 
^  ln_ ln1  W`  equation III.25 
The reason for this change of variables is the linearization of the graph. 
Therefore, if the tSBD data is represented then a straight line is expected on a 
Weibull plot, where the slope is β and the z-intercept is -β ln η, according to 
equation III.26. 
^  aln XSBD  ln b  equation III.26 
To estimate the cumulative distribution function F(tSBD), the measured set of 
tSBD is sorted from smallest to largest and then the Bernard approximation is used: 
Wc  d3D.e1D.F  equation III.27 
where i is the number of the failed device and N is the total number of tested 
devices. Figure III.13b shows four separate Weibull distributions, using the tSBD 
data and equations III.27 and III.25. The measurements were done on the same 
device for different stress voltages. 
In figure III.13b, the data are fitted by the Maximum Likelihood Estimation 
method, obtaining a η for each gate stress and a Weibull slope β for all sets. For an 
intrinsic failure distribution, β is related to the number of traps that form a 
percolation path through the dielectric [19]. This relation is showed in figure 
III.13c. 
Lifetime extrapolation 
Lifetime extrapolation methods must be used in order to predict the lifetime 
at low operation voltage based on the tSDB distributions measured at higher 
voltages. An exponential dependence of the time-to-soft-breakdown was 
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demonstrated to be valid for SiON and high κ dielectrics [20, 19]. Then, the 
parameter η follows equation III.28, where B is a constant and γ is the acceleration 
factor. 
b  fG3g  equation III.28 
Figure III.13d shows the graphical representation of the time-to-failure η 
versus the gate voltage VG and the extrapolation towards lower voltages. However, 
this fit is only valid for 63% of failures and the area of the tested devices 
(1.30×10-9 cm2 in this case). For a TDDB lifetime extrapolation the fit still has to be 
scaled according to the reliability specifications which are typically at 0.01% 
failures for a total gate oxide area of 0.1 cm2 [21]. 
To scale the area, it must be assumed that breakdown occurs at random 
positions across the device. Then it is possible to calculate the corresponding time-
to-soft-breakdown of the 63% of devices η2 for an area A2 if η1 and β have been 
measured for an area A1, using the area scaling effect [22]: 
b  hih/

i
j b(  equation III.29 
For the final lifetime extrapolation at 0.01% failures t0.01%, that is, the dashed 
line in figure III.13d, equation III.30 must be applied, with F = 0.01% = 0.0001. 
X0.01%  b_ ln1  W`
i
j  equation III.30 
The figure of merit that is commonly accepted is the extrapolated operation 
voltage at 10 years lifetime, extracted as can be seen in figure III.13d. It should be 
compared with the ITRS requirements of below 0.9 V of supply voltage for the next 
generations of silicon devices [10]. 
III.2.2 BIAS TEMPERATURE INSTABILITIES (BTI) 
Bias temperature instabilities (BTI) is a phenomenon that occurs in MISFET 
devices and is observed as an increase in the absolute threshold voltage under the 
influence of an applied gate voltage stress at elevated temperature [23]. This 
threshold voltage shift prompts a degradation in mobility, drain current, and 
transconductance of the transistor. The p-channel MISFET transistors usually 
operate with negative gate voltage, thus this phenomenon is called negative bias 
temperature instability (NBTI). For n-channel MISFET devices, it is called positive 
bias temperature instability (PBTI). 
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NBTI was first reported in 1966, for SiO2/Si based devices [24]. It attracted a 
lot of interest and was studied in detail [25, 26]. The main mechanisms of NBTI are 
the creation of interface traps and oxide charge, although it is not well understood 
when a mechanism dominates over the other [27]. 
PBTI did not attract so much attention in the past. The reason is that in 
n-channel transistors, with SiO2 or SiON dielectrics, PBTI is negligible. However, 
the introduction of new dielectric materials, mobility enhancers and new three-
dimensional device architectures made the PBTI an important reliability issue. Its 
mechanism is commonly described as filling of preexisting electron traps in the 
high κ and is thus insensitive to the SiO2/Si interface [28, 29]. 
In this thesis, PBTI was assessed for n-channel bulk FinFET with a high κ/TiN 
gate stack with EOT below 1 nm (Chapter VIII). 
PBTI measurement procedure 
In this thesis, PBTI is measured by stressing the device, and then interrupting 
the stress to measure a device parameter (the threshold voltage VTH in this case). 
The temperature is maintained at 125 °C to simulate operation conditions. The 
initial VTH and the drain current at VG = VTH and VD = 0.05 V is determined from an 
initial ID-VG curve. The drain current is measured with minimized delay (a few ms) 
in order to reduce the recovery effect [30]. This measurement technique is known 
as measure-stress-measure technique.  
During stress, the source, the drain and the substrate are grounded, and a 
positive voltage Vstress is applied to the gate. Between stressing, the gate voltage is 
switched to Vsense, which is chosen equal to the initial VTH, and the drain current is 
measured at VD = 0.05 V. The threshold voltage shift ∆VTH is then calculated from 
the difference between the initial ID and the ID after stress. Figure III.14a shows the 
PBTI measurement set-up for a FinFET and figure III.14b shows the voltage pulses 
that are applied to the gate and the drain during measurements. 
If the threshold voltage shift is represented as a function of the stress time 
tstress for different overdrive voltages (Vstress - VTH), as in figure III.15a, it is found 
that it follows a power law. It can be expressed as: 
ΔTH  Xstressn   equation III.31 
Chapter III. Characterization techniques 
73 
where C and α are constants. The lifetime tLF is thus interpolated or extrapolated 
using the severe criterion of ∆VTH = 30 mV, as it is shown in figure III.15a. Then, a 
value of tLF is obtained for each overdrive voltage. The tLF is also assumed to follow 
a power law with the overdrive voltage (equation III.32). 
XLF  5stress  THo  equation III.32 
The parameters D and υ are constants that only depend on the measured 
device. A common criterion is to extrapolate the overdrive voltage that a transistor 
can withstand to have a lifetime of 10 years. Figure III.15b illustrates this idea: the 
tLF is represented as a function of Vstress – VTH, and the voltage over-drive is 
obtained for 10 years lifetime. 
In order to continue the scaling down of advanced MOSFET devices, 
overdrive voltage has decreased to 0.6 V [10]. Therefore, the overdrive voltage that 
a device can withstand for 10 years lifetime at 30 mV of VTH shift criterion is 
usually extrapolated and compared with the ITRS specifications [10]. 
(a)     (b) 
 
Figure III.14 PBTI measurement set-up. 
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III.3 STRUCTURAL CHARACTERIZATION 
In this section, the structural characterization techniques used in this thesis 
are briefly described. Each subsection is dedicated to one technique. It begins with 
the optical characterization methods: ellipsometry and Fourier transform infrared 
(FTIR) spectroscopy. It continues with the glancing incidence X-ray diffraction 
(a) 
 
(b) 
 
Figure III.15 (a) extrapolation stress time (b) extrapolation overdrive voltage. 
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(GIXRD) and the transmission electron microscopy (TEM). Finally, the 
compositional analysis methods are discussed: X-ray photoemission spectroscopy 
(XPS) and time-of-flight secondary ion mass spectroscopy (TOF-SIMS). 
III.3.1 ELLIPSOMETRY 
Ellipsometry was developed by the German physicist P. Drude in 1888 [31]. It is 
based on the analysis of the change of polarization of light caused by the reflection on the 
sample surface. This non-destructive technique obtains the refractive index n and the 
thickness of a transparent thin film tins deposited on a substrate, if the optical constants of 
the substrate are known. A schematic figure of this technique is represented in figure 
III.16. 
The electric field of the electromagnetic plane wave can be expressed as the sum of a 
component parallel to the plane of incidence and a component perpendicular, "ipp  and "isp , 
respectively. The relation between the amplitudes and the phases of both components 
determine the polarized state of the wave. If "ipp  and "isp  are in phase (or 180° out of phase) 
the polarization is linear. Otherwise, polarization is elliptical. When amplitudes coincide 
and the components are 90° or 270° out of phase, the polarization is circular. 
The components of the reflected wave, "rpp  and "rsp , are related to the components of 
the incident wave through the Fresnel coefficients [32].This coefficients are deduced from 
the Maxwell equations, applying the corresponding boundary conditions, and they depend 
 
Figure III.16 Schematic figure of ellipsometry. 
Chapter III. Characterization techniques 
76 
on the complex refractive index of the substrate qr and tins. Equations III.33 and III.34 
define Fresnel coefficients. 
"rpp  Jpp"ipp   equation III.33 
"rsp  Jsp"isp   equation III.34 
In ellipsometry, two magnitudes are measured, Ψ and ∆, which are defined as in 
equations III.35, III.36 and III.37. 
spp
ssp  tant udv  equation III.35 
tant  wsppw|ssp|  equation III.36 y  	arg	8Jpp:  arg	8Jsp:  equation III.37 
Therefore, tan(Ψ) is the amplitude ratio and ∆ is the phase shift difference. 
If the sample consists of a transparent film on a reflecting substrate, the 
reflected wave includes multiple reflections in the film. The refractive index n and 
the thickness of the film tins can be determined. The complex refractive index of the 
substrate qr must be previously calculated from a measurement of the reflection on 
the bare substrate. 
In this thesis, the thicknesses of ScOx, GdOx and GdScOx films deposited on Si 
substrates in the range of 4-50 nm were extracted from ellipsometry. It was 
measured with a Nanofilm EP3 ellipsometer, which is provided with a 532 nm 
laser. The incidence angle was 70°. The measurements were performed in the “CAI 
de Espectroscopía” of the Complutense University of Madrid.   
III.3.2 FOURIER TRANSFORM INFRARED (FTIR) SPECTROSCOPY 
Fourier transform infrared (FTIR) spectroscopy is a non-destructive technique that 
studies the interaction of materials with infrared radiation. Infrared light is absorbed by 
chemical bonds and converted into vibration energy. When the radiant energy matches 
the energy of a specific vibration mode, absorption occurs.  
The Fourier transform infrared spectrometer is based on the Michelson 
interferometer [33]. The schematic of the spectrometer is depicted in figure III.17. 
An infrared light source emits a beam that is split by a mirror that reflects 50% of 
the light and transmits the remaining 50% (the beam splitter). The reflected beam 
is reflected again in a fixed mirror while the transmitted one is reflected by a 
moving mirror that introduces a path length difference 2x. Both beams are merged 
again by the beam splitter. For a monochromatic light source, with angular 
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frequency ω and intensity 2I0, the intensity of the resultant beam I would follow 
equation III.38. 
R  R0 1  cos Cz 2|

  equation III.38 
Thus the intensity transmitted through the sample would follow equation 
III.39. 
Rt  }QR  }QR0 1  cos Cz 2|

  equation III.39 
where T(ω) is the transmittance of the sample. However, the source emits light 
with wavelength-independent intensity 2I0. Then, the detector measures the 
following intensity I(x) as a function of the mirror position x: 
R|  RD 6 }Q;Q~D  R0 6 }Q cos Cz 2|
 ;Q~D   equation III.40 
The first term is a constant while the second one represents the Fourier 
transform of the transmission T(ω). Then, I(x) can be measured by the detector 
and the inverse Fourier transform gives T(ω). In FTIR spectra, the absorbance A, as 
defined in equation III.41, is usually represented in the ordinate. In the abscissa, 
the wavenumber ̅ is used, which is the inverse of the wavelength λ and is 
expressed in cm-1 (equation III.42). 
UQ  log(D (C  equation III.41 
 
Figure III.17 Schematic image of a Fourier Transform spectrometer. 
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̅  (  equation III.42 
Then, the wavenumber is proportional to the photon energy E: 
"  ̅  equation III.43 
where h is the Planck constant and c is the speed of light. 
This technique is used through this thesis to analyze the bonding structure of 
the growing film and the highκ/semiconductor interface. 
The substrates used for FTIR measurements are 2-inch 200 or 300 µm thick 
n-Si (100) wafers polished on both sides, with high resistivity (200-1500 Ω cm) 
doped with phosphorus. The absorbance spectra of the samples include the 
substrate absorption. Thus this contribution must be corrected by subtracting the 
spectrum of bare silicon, which is obtained before each measurement. 
The spectra of samples give information on the interface layer through the 
asymmetric stretching vibration mode of SiO2 [34]. In chapter IV, the SiNx is 
studied as an alternative to SiO2 for interfacial layer. The stretching vibration mode 
of Si3N4 [35] helps in the analysis of the electrical results of the samples. FTIR in 
the mid infrared also confirms the presence of Sc-O and Gd-O bonds in dielectric 
films [36].  
The FTIR spectra were taken in the 400-4000 cm-1 range by a Nicolet Magna-
IR 750 series II spectrometer. An ever-Glo source was used and the detector was 
provided with a deuterated triglycine sulfate window of KBr. Obtained spectra 
have a resolution of 16 cm-1. Measurements were performed in the “CAI de 
Espectroscopía” of the Complutense University of Madrid. 
III.3.3 GLANCING INCIDENCE X-RAY DIFFRACTION (GIXRD) 
X-ray diffraction (XRD) is a powerful technique for the investigation of the 
crystal structure of solids. Its origin dates back to the beginning of the 20th century, 
when the German physicist von Laue discovered that crystalline solids produced 
surprising patterns of diffracted X-rays. In 1913, W.H. Bragg and W.L. Bragg gave a 
physical explanation for the diffraction patterns [37]. 
When X-rays reach a crystalline solid, the atoms scatter them in all directions. 
Electron clouds of atoms respond to the electric field of the X-ray, oscillating with 
the same frequency. These accelerated charges spread out their own 
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electromagnetic field in all directions, identical in wavelength and phase to the 
incident X-ray. In some of these directions the scattered beams are completely in 
phase and so they interfere to form diffracted beams. The directions of the 
diffracted beams are determined by the arrangement of the atoms in the solid. 
Thus, the diffraction pattern gives information on the crystal structure. 
The Bragg law predicts the diffraction direction θhkl from the distance 
between crystallographic planes dhkl, and the X-ray wavelength λ [38]. The hkl 
subscripts are called Miller indices and denote the planes considered in the 
diffraction. The Bragg law is obtained by imposing that the difference of the optical 
path 2d sin (θhkl) by different scattered X-rays is n times the wavelength λ, with n 
being an integer. 
2; sin   q  equation III.44 
The Bragg law gives the direction of the diffracted beams, but it does not 
provide any information on their intensity. This intensity of the diffracted beam 
depends on the square of the structure factor Fhkl. This parameter is determined 
solely by the atoms and their arrangement in the unit cell of the crystal. It is 
important to note that this factor can be zero, giving the so-called forbidden 
reflections or extinctions. This means that there are reflections predicted by the 
Bragg law that do not appear in the XRD pattern. 
In this thesis, the X-ray diffraction patterns were obtained by glancing 
incidence XRD (GIXRD) configuration. Glancing angle diffraction techniques are 
used when the information needed lies within a thin top layer of the material [39]. 
In GIXRD, the beam comes in contact with the surface of the sample at a fixed small 
angle ω (<0.5°), while the detector makes a 2θ scan [40]. A schematic view of this 
configuration can be seen in figure III.18. The result of the glancing incidence angle 
is an increase of the path traveled by the X-ray signal through the thin layer and a 
reduction of the diffraction of the substrate. The irradiated region of the sample 
also increases from 0.5 mm in the conventional θ-2θ configuration up to ~35 mm 
at glancing angle. Conventional XRD gives information on a top layer of a thickness 
in the order of micrometers. In contrast, by employing a glancing angle technique 
this thickness may be three orders of magnitude smaller, allowing studying films 
with a thickness of few nanometers. 
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GIXRD patterns were used along this thesis to identify Gd2O3 and Sc2O3 
crystal phases in thin layers. For Sc2O3, the cubic bixbyte phase is the only known 
polymorph [41]. In the case of Gd2O3, it can present the monoclinic or the cubic 
phase [42, 43].  
The diffraction patterns were obtained at the “CAI de difracción de rayos X” of 
the Complutense University of Madrid using a Panalytical X’Pert PRO MRD. The 
wavelength of the X-ray beam was λ = 0.1541 nm corresponding to the Cu Kα line. 
III.3.4 TRANSMISSION ELECTRON MICROSCOPY (TEM) 
The Transmission Electron Microscopy (TEM) is based on the interaction 
between an electron beam and the atoms of a sample. The beam is focalized and 
accelerated towards the sample, which must be thin enough to allow part of the 
electrons to be transmitted. The resultant beam forms an image on a screen or on 
an image recording system. 
The main advantage of this technique is obtaining images of the sample in the 
nanometer scale, while optical microscopy is limited to the scale of microns. This is 
due to the fact that the resolution is given by the wavelength of the light used by 
the microscope. Wavelength of visible light is in the 400-700 nm range while the 
electron wavelength in the Ångstrom range. The first TEM microscope with higher 
resolution than optical microscopes was built by the German physicists Knoll and 
Ruska in 1933 [44]. 
The main components of a TEM microscope are the electron source, the 
electromagnetic lenses and the detector (a fluorescent screen, a digital camera or a 
 
Figure III.18 Schematic image of GIXRD. 
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photographic film). Figure III.19 depicts a schematic diagram of a TEM microscope. 
The condenser electromagnetic lens guarantees a parallel electron beam through 
the sample. The electrons can either cross unaffected or be scattered by the atoms 
of the sample. Transmitted electrons form an image that is focused by the lens 
system on the detector. 
TEM microscopy was used along this thesis to analyze the dielectric films 
deposited on Si and the gate stacks of MIS capacitors. The thickness, the roughness, 
the crystallinity and the possible growth of an interfacial layer can be studied from 
the image of the stacks. 
Additionally, TEM microscopes are often provided with a measurement 
system of energy dispersive X-ray (EDX) spectrometry. It allows chemical analysis 
of the samples, since it analyzes the X-rays emitted as a result of the interaction 
between the sample and the electrons of the beam. 
The TEM characterization was carried out in the “CAI de 
Microscopíaelectrónica” of the Complutense University of Madrid. One of the TEM 
microscopes used in this thesis is a JEOL JEM-2000FX at 200 keV. In selected 
samples, high resolution TEM was performed with a JEOL JEM-4000EX at 400 keV. 
TEM images were also taken with a Tecnai T20 microscope from FEI, at 200 keV, in 
the “Instituto de Nanociencia de Aragón”. These microscopes are provided with an 
EDX spectrometer for chemical characterization of the samples. 
Sample preparation 
The sample preparation is the main drawback of the TEM technique. Cross 
section samples require careful, time-consuming and expensive preparation to 
produce samples thin enough to be electron transparent (~100 nm). Cross 
sectional TEM samples were prepared according to the following procedure: 
1. formation of a stack with two slices of the samples so that the thin 
films face each other; 
2. mechanical polishing of the stack, up to a thickness of 100 µm; 
3. one-side sphere-shaped deepening using a dimple-grinder; 
4. Ar ion milling until a hole is opened. 
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The last step is the most harmful in TEM cross-sectional sample preparation. 
However, for silicon based samples, the parameters of this process are optimized, 
so the damage is very low. All the equipment was provided by the “CAI de 
Microscopía” of the Complutense University of Madrid. Cross sectional samples 
were also prepared in the “Instituto de Nanociencia de Aragón”. 
Additionally, TEM samples were prepared by the H-bar focused ion beam 
(FIB) technique [45] in the “Plataforma de Nanotecnología” of the “Parc Cientific de 
 
Figure III.19 Schematic image of TEM imaging in the direct operation mode. 
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Barcelona.” This technique requires a pre-thinning of the sample (up to 70 µm). 
Then, an Ar ion beam cut two deep trenches that leave a lamella that is able to be 
analyzed in the TEM microscope. 
Lastly, samples were prepared by the ex-situ lift out technique [45]. In this 
method, a specific region is FIB milled to electron transparency, and then the thin 
lamella is removed from its trench with a micromanipulator. This preparation was 
performed in the “Instituto de Nanociencia de Aragón”. 
III.3.5 X-RAY PHOTOEMISSION SPECTROSCOPY (XPS) 
X-ray photoelectron spectroscopy (XPS) is a non-destructive technique that is 
based on the photoelectric effect discovered by Hertz in 1887 and explained by 
Einstein in 1905. This technique was developed by the Swedish physicist Siegbahn 
in the 1960s [46, 47]. It is mainly used for identifying chemical species at the 
sample surface. 
An schematic view of XPS operation is observed in figure III.20. The X-ray 
photons excite core level electrons, which are emitted from their state with an 
energy that exceeds the binding energy (BE). The kinetic energy of the ejected 
electrons EK is measured at a spectrometer. Then, if the incident X-ray photon has 
an energy hν, the BE, Eb, of the electron in the core level can be calculated 
according to equation III.45. 
"b    "K  equation III.45 
The incident X-ray energy must be monochromatic, in order to know 
accurately the energy of the incident photons. XPS spectra represent the number of 
electrons that are excited with certain BE. 
The electron BE is a distinguishing characteristic of each element. Also, it is 
influenced by its chemical surroundings, so the BE determines the chemical state 
of the atom. Tables and databases are available for element and chemical 
identification [48]. 
Although the incident X-rays penetrate deep in the sample, the detected 
electrons are ejected from the ~3 nm thick upper part of the sample. The electrons 
excited within the sample are absorbed by other atoms inside the sample and 
cannot reach the detector. Thus the analysis is limited to the sample surface. 
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Peak areas can be used with appropriate correction factors to obtain 
densities [48, 49]. In this thesis, XPS was used to calculate the atomic ratios of the 
components in the samples. This way, the stoichiometry of the Gd2-xScxO3 and the 
oxides Sc2O3 and Gd2O3 was assessed, assuming a constant composition in the 
whole film. 
XPS spectra were obtained with a VG Escalab 200R spectrometer equipped 
with a Mg Kα X-ray source (hν = 1254.6 eV), powered at 120 W. The background 
pressure in the analysis chamber was maintained below 2×10-8 mbar during data 
acquisition. The XPS data signals were taken in increments of 0.1 eV with dwell 
times of 50 ms. Binding energies were calibrated relative to the C 1s peak at 
284.9 eV. Measurements were performed in the “Instituto de Catálisis y 
Petroleoquímica” of the “Consejo Superior de InvestigacionesCientíficas.” 
III.3.6 TIME-OF-FLIGHT SECONDARY ION MASS SPECTROSCOPY (TOF-SIMS) 
The Time of flight secondary ion mass spectroscopy (TOF-SIMS) allows 
compositional analysis of sample surface. The SIMS fundamentals were developed 
by Herzog and Viehboeckin 1949. In 1958, Honig built the first complete 
secondary-ion mass spectrometer with sputter depth profiling. In the 1970s, 
Benninghoven, Niehus and Steffens introduced the TOF mass spectrometers to the 
SIMS at the University of Münster, Germany [50]. 
 
Figure III.20 Schematic image of XPS. 
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This technique gives the depth profile of element concentrations with high 
sensibility [51]. It is a destructive technique and consists in bombarding the 
sample with a pulsed high energy Bi ion beam, which desorbs and ionizes atoms or 
molecules from the sample surface. An schematic representation of the TOF-SIMS 
operation can be seen in figure III.21. The emitted ions, called secondary ions, are 
accelerated towards a TOF mass spectrometer. The mass spectrometer selects the 
ion mass through the energy of the particle. Finally, ions are directed to the 
detector, where they are quantified. A second Cs or Ga ion beam sputters the 
surface during measurement, creating a hole, in order to get the depth profile of 
the detected species. 
TOF-SIMS allows the identification of ionized molecules and all elements. 
However, the concentration profile is relative, since each species has a different 
ionization probability. Then, for stoichiometry assessment, some other technique 
must be used, such as XPS, explained in section III.3.5. 
In this thesis, TOF-SIMS was used to analyze the composition of the thin 
dielectric films deposited on Si and the dielectric/Si interface. In chapter IV, this 
technique is especially useful in the study of the ScOx/SiOx/Si and ScOx/SiNx/Si 
interfaces. 
The mass spectra of the samples were recorded on a TOF-SIMS IV instrument 
 
Figure III.21 Schematic image of TOF-SIMS operation. 
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from Ion-Tof GmbH Germany. The sample was bombarded with a pulsed Bi ion 
beam. The secondary ions generated were extracted with a 10 kV voltage and their 
time of flight from the sample to the detector was measured in a reflection mass 
spectrometer. Typical analysis conditions were: 
• 25 keV pulsed Bi beam at 45° incidence, rastered over 250×250 µm2, 
for mass spectrometry; 
• Cs gun at 2 keV, rastered over 350×350 µm2, for sample sputtering 
and depth profile. 
The TOF-SIMS measurements were performed by the “Servicio de 
Nanotecnología y Análisis de Superficies” of the “Centro de Apoyo Científico a la 
Investigación” (CACTI) of the University of Vigo. 
III.4 SUMMARY 
This chapter stated the fundamentals of the MIS capacitors that were 
analyzed through this thesis. All the electrical, structural and reliability 
characterization techniques used in this thesis were listed, with a brief background 
to understand each technique and a specification of the measurement conditions. 
Throughout this chapter, the importance of the experimental measurements in this 
thesis was highlighted. 
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CHAPTER IV. SCANDIUM OXIDE/SILICON INTERFACE 
CHARACTERIZATION 
As it was stated in chapter I, a vital issue of high κ dielectrics is their interface 
with Si [1, 2]. An interface with a high roughness or a high density of defects 
scatters the carriers in the transistor channel, degrading their mobility [3]. The 
defects in the interface also cause unreliability, since trapped charge is the starting 
point of a failure and consequent breakdown of the dielectric. Moreover, charge 
can be trapped in the defects of the interface during stress operation, affecting the 
threshold voltage of the device (the voltage at which it turns on) [4]. These 
problems that the high κ dielectrics show were partially solved with the use of an 
extremely thin (1 nm or below) SiO2, thermally or chemically grown on the Si 
surface prior to the high κ dielectric deposition [5, 6]. Such approach proved to be 
reasonably effective to solve some problems, but different alternatives should be 
also explored since it imposes an equivalent oxide thickness (EOT) limit.  
Among the possible alternatives to further reduce interfacial SiO2 thickness, 
the use of silicon nitride (SiNx) as an interfacial layer between high κ and silicon to 
decrease the EOT of the structure is proposed in this thesis [7]. In fact, the relative 
dielectric constant of Si3N4 (κSiN~ 8) is about twice that of SiO2. For poly-Si/high κ 
stacks, EOT scaling using SiNx interlayers was demonstrated [8, 9]. However, this 
interfacial layer also proved to reduce the carrier mobility in the transistor 
channel, probably caused by scattering of trapped positive charges generated by N 
in the interface [8]. Although this seems a major drawback, the question whether 
the effect of SiNx on carrier mobility is less severe than the SiO2 reduction remains 
unsolved [7]. 
In this chapter we study the physical and electrical properties of a high κ/Si 
interface. The selected high κ is scandium oxide grown by high pressure sputtering 
(HPS). The Si substrates were differently prepared in other to provide several 
surfaces where the Sc2O3 could be deposited onto. The samples were physically 
characterized by Fourier transform infrared spectroscopy (FTIR), glancing-
incidence X-ray diffraction (GIXRD), time-of-flight secondary ion mass 
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spectroscopy (TOF-SIMS), X-ray photoemission spectroscopy (XPS), and 
transmission electron microscopy (TEM). Al gated metal-insulator-semiconductor 
(MIS) devices were fabricated for the electrical characterization of the samples. 
The substrates used for comparison were: bare-Si, chemical SiO2 and several types 
of SiNx (deposited and nitrided Si surface). This way, we compare different 
interfaces: native SiO2, SiO2 regrown from the sputtering and SiNx with several 
preparations. 
IV.1 EXPERIMENT 
The stacked structures were fabricated on single side polished n-Si (100) 
wafers with a resistivity of 1.5-5.0 Ω cm. To measure the infrared absorbance of 
the different stacks, double side polished n-Si (100) wafers with a resistivity of 200 
- 1000 Ω cm were used. All wafers were cleaned using a standard RCA (Radio 
Corporation of America) process. 
Scandium oxide was deposited on five differently prepared Si substrates: (1) 
H-terminated Si surface, (2) RCA native oxide, (3) SiNx deposited and (4-5) nitrided 
Si for different times. The H-terminated Si surface was achieved by an etching 
process of the RCA cleaned substrates in a HF diluted solution for 30 s. This was 
performed immediately before the introduction of the sample to the HPS chamber. 
SiNx was deposited with an electron-cyclotron-resonance chemical vapor 
deposition system (ECR-CVD) [10] using high purity N2 and SiH4 as precursor 
gases, with a N2/SiH4 ratio of 9:1 and a total gas flow of 10.5 sccm. The base 
pressure was 7×10-7 mbar. The processing gases yielded a constant pressure of 
9×10-4 mbar during deposition. The microwave power was fixed at 100 W and the 
deposition temperature at 200 °C. Finally, ECR nitridation was carried out using N2 
at a 10.5 sccm flow for 30 s and 10 min (with the same conditions as the SiNx 
deposition, 100 W and 9×10-4 mbar). ECR samples were HF-etched in N2 
atmosphere just before deposition and transferred to the ECR chamber without 
being exposed to atmosphere. 
The scandium oxide films were deposited on the differently processed 
substrates by HPS in pure Ar atmosphere. The deposition conditions for all 
samples were identical; hence the only intentional difference was the starting 
substrate. The deposition pressure was 0.50 mbar (base pressure 2×10-6 mbar). A 
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commercial 4.5 cm diameter high purity Sc2O3 target was used. The 13.54 MHz 
radio frequency (rf) power was kept at 40 W. Depositions were performed for 2 h 
keeping the substrate temperature at 200 °C. 
For electrical characterization, 500 × 500 µm2 metal-insulator-
semiconductor (MIS) devices were defined by e-beam evaporation of Al electrodes 
followed by standard lithography process. After top electrode definition, Al was 
evaporated to the backside and the samples were annealed for 20 min at 300 °C in 
forming gas atmosphere (FGA process). 
The infrared absorbance of the samples was measured by FTIR in the 400-
4000 cm-1 range in transmission mode at normal incidence to study the chemical 
bonds of the grown layers. The spectra were substrate corrected. The substrate 
used for correction is a RCA cleaned wafer, which is thus covered by a chemical 
oxide. GIXRD was measured at ω = 0.5° in order to study crystal structure of 
deposited scandium oxide films. TEM measurements determine the thickness and 
morphology of the films. XPS of the samples was obtained with a Mg Kα (hν = 
1254.6 eV) X-ray source. Binding energies were calibrated relative to the C 1s peak 
at 284.9 eV. Symmetric Gaussian-Lorentzian functions (90G/10L) were used to 
approximate the line shapes of the fitting components. Atomic ratios were 
computed from experimental intensity ratios and normalized by atomic sensitivity 
factors [11]. For TOF-SIMS analysis, mass spectra were recorded on the samples 
sputtered with an O2 gun at 2 kV (rastered over 500×500 μm2) and bombarded 
with a 25 keV pulsed Bi3+ beam at 45° incidence (rastered over 250×250 μm2) for 
analysis. Generated secondary ions were extracted with a 10 kV voltage and their 
time of flight from the sample to the detector was quantified in a reflectron mass 
spectrometer. 
MIS devices were electrically characterized by the high-frequency/quasi-
static (CHF- and CQS-VG) method [12]. From these measurements, we calculated the 
EOTs of the stacks. The energy distribution of interface traps (Dit) can be calculated 
as long as the gate leakage is low enough to avoid quasi-static capacitance 
distortion. For comparison, G-VG measurements were performed to evaluate Dit by 
the conductance method [12]. Finally, the gate leakage current of the stacks was 
obtained at inversion as a function of gate bias voltage. 
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IV.2 RESULTS AND DISCUSSION 
IV.2.1 STRUCTURAL CHARACTERIZATION 
Figure IV.1a shows representative FTIR spectra of the stacks in the 
400-1200 cm-1 range. Outside this region spectra present no other significant 
features. The peak at 667 cm-1 is characteristic of the C-O bond [13] and it is 
caused by the presence of CO2 in the chamber of the measurement system, so it 
will not be further discussed. Two main features appear clearly in the FTIR 
spectra: between 400-500 cm-1 in all samples and between 800-1100 cm-1 only in 
nitrided samples. 
Firstly we discuss the 800-1100 cm-1 region. Figure IV.1b shows this region 
in large detail. The nitrided samples present a wide and quite flat band centered 
around 900 cm-1 and a valley-like feature around 1065 cm-1. Due to the flatness of 
the peak together with the baseline of the spectra it is difficult to assure where the 
maximum is located. Stoichiometric Si3N4 has a stretching vibration mode [14] at 
835 cm-1 so the measured band can be attributed to the formation of SiNx during 
the nitridation process. The shift towards higher wave numbers may be related to 
O incorporation to this passivation layer as a contamination from the ECR quartz 
chamber [15]. Also, the width of the band points to a quite disordered layer. In 
other words, the angle and distance value spread of the Si-N bonds is bigger than 
relaxed Si3N4 films, and this distribution gives rise to a wider distribution of 
resonance frequencies. This band is slightly more apparent for the longer 
nitridation time, which means a thicker SiNx layer. 
The valley at 1065 cm-1 is caused by the substrate signal correction as the 
bare substrates used for correction have a 1-2 nm thick chemical oxide due to the 
RCA process [16]. This indicates that the content of Si-O bonds in the nitrided 
samples is lower than in the reference substrate, i. e., the thickness of the 
interfacial SiOx in the nitrided samples (if present) is lower than in the RCA 
chemical oxide. The un-nitrided samples do not show any peak or valley at 
1065 cm-1, which indicates that the SiOx thickness in the stack must be comparable 
to the RCA chemical oxide. 
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(a) 
 
(b) 
 
Figure IV.1 (a) FTIR spectra of the stacks in the 1200 - 400 cm-1 region: (1) scandium 
oxide deposition on RCA chemical SiOx, (2) deposition after etching in HF dilute solution, 
(3) after 30 s nitridation, and (4) after 10 min nitridation. (b) Zoom in the 1200-700 cm-1 
region. 
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To gain further insight into the nitride passivation role, FTIR spectra of SiNx 
layers were also obtained before Sc2O3 sputtering deposition and they are 
represented in figure IV.2a. Comparing the spectra before and after sputtering of 
Sc2O3 for both nitridation times in figure IV.2b, we observe that the band at 
900 cm-1 and the valley at 1070 cm-1 remain after deposition. Thus, the SiNx layer is 
still present and there is no detectable SiOx regrowth during sputtering. Analogous 
results were extracted for deposited SiNx in previous works [17]. 
The increase in the absorbance in the 400-500 cm-1 range can be associated 
to Sc-O bonds. This is confirmed by FTIR spectra before and after Sc2O3 deposition 
in figure IV.2a. Before sputtering, the region between 400 and 500 cm-1 remains 
almost flat, but after scandium oxide deposition a peak appears with its maximum 
at about 420 cm-1. Hardy et al. found FTIR peaks at 609 and 711 cm-1 for Sc2O3 
deposited layers [18]. Also, other works proposed Sc2O3 FTIR absorption peaks at 
625 and 425 cm-1 [19]. The samples in this experiment do not present any peak at 
609 or 711 cm-1 and at 625 cm-1 it is difficult to assure it since it is very close to the 
CO2 absorption. However, all samples with the ScOx layer, including un-nitrided 
samples from figure IV.1, present the increase in the absorbance in the region 
around 425 cm-1, which supports the conclusion of being related to Sc-O bonds. 
Concerning the crystal structure of the stacks, figure IV.3 shows the GIXRD 
patterns of the deposited scandium oxide films. The only known polymorph of 
Sc2O3 is the cubic bixbyite phase [20]. The most intense peaks of this Sc2O3 cubic 
phase are marked in the graphic. The patterns show that all samples, independent 
on the substrate type, crystallize in the same cubic phase, without relevant 
differences. In most samples it can be appreciated that there is a remaining of the 
(113) plane of the crystalline Si substrate at 2θ = 56.4°. This is caused by the 
relatively low thickness of the scandium oxide film and the glancing incidence of 
the X-rays. According to the relative intensity of the Sc2O3 peaks, there is no 
preferential direction in the poly-crystalline growth. 
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We then conclude that the as-deposited films are poly-crystalline, and they 
do not need further heat treatments to crystallize. It must be noticed that the 
highest temperature that these Sc2O3 films reached is 200 °C during deposition 
(a) 
 
(b) 
 
Figure IV.2 (a) FTIR spectra of the silicon nitride layers in in the 1200 - 400 cm-1 region: 
(1) 30 s nitridation, (3) 10 min nitridation, (2) 30 s nitridation + Sc2O3 deposition, and (4) 
10 min nitridation + Sc2O3 deposition. (b) Zoom in the 1200 - 700 cm-1 region. 
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process. This is an advantage for memories, where crystal phases are preferred 
due to their higher dielectric permittivity, but the crystallization temperature 
should remain below 650 °C in order to enable successful integration with device 
fabrication [21]. Also, the starting substrate does not seem to affect the growth 
behavior of the high κ film. 
Figure IV.4 shows TOF-SIMS profiles of the samples where Sc2O3 was 
deposited on (a) H-terminated Si and (b) 10 min ECR nitrided Si. In the first 
sputtering cycles the amount of detected ScO is constant with depth for all 
samples. When the scandium oxide film ends, an increase on the SiO signal can be 
observed, and also on SiN in the case of nitrided and SiNx deposited samples. 
Finally, after the interface end, the Si counts rise to a constant level, indicating that 
the measurement reached the substrate. Thus, the conclusion is that a Sc2O3 film 
with a constant composition with depth is grown, with no contamination from the 
substrate. 
 
Figure IV.3 GIXRD diagrams of Sc2O3 films deposited on (a) RCA chemical oxide, (b) 
H-terminated Si surface, (c) 10 min nitrided Si surface, and (d) 30 s nitrided Si surface. 
The marked crystallographic planes correspond to the most intense peaks in Sc2O3 cubic 
phase. 
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The stoichiometry of the films was measured by XPS. The Sc 3d core-level 
spectrum of a representative sample is depicted in figure IV.5. The high resolution 
spectrum shows the spin-orbit splitting of 2p level with the 2p3/2 and 2p1/2 
components at about 401.3 and 405.5 eV, respectively, which are characteristic  of 
Sc2O3 [22]. The O 1s core-level spectrum shows an asymmetric shape which can be 
fitted to two components: a major one at 530.0 eV due to Sc-O-Sc bonds [22], and a 
minor one located at 531.6 eV, associated with OH- groups adsorbed by the film 
surface, in a manner similar to other high κ materials [23]. A certain contribution 
to this last component could come from sub-surface O atoms. Taking into account 
only the Sc-O-Sc contribution, the O to Sc ratio is 1.4 ± 0.1 in all cases, regardless 
the substrate preparation. This is in agreement with GIXRD measurements, which 
showed a cubic bixbyite Sc2O3 phase in all samples. 
TEM was used in order to determine the thicknesses of the layers and to 
confirm the previously shown results (poly-crystallinity and interface integrity). 
The most relevant images that were obtained are displayed in figure IV.6. Figure 
IV.6a shows a scandium oxide film deposited on an H-terminated Si surface. The 
image shows that a bright layer appears between two darker layers. The top dark 
 
Figure IV.4 TOF-SIMS profiles of HPS deposited Sc2O3 on (a) H-terminated Si and (b) 
10 min ECR nitrided Si. 
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layer is the Sc2O3 film and the layer in the bottom is the Si substrate. The bright 
layer is silicon oxide that has been grown between the high κ dielectric and the Si 
and its thickness is about 1.7 nm. The formation of this layer could be explained by 
the O diffusion through the Sc2O3 film during growth. It must be noticed that SiOx 
thickness is low, compared, for instance, with TiO2 (that in similar conditions 
forms a ~6 nm SiOx [24]) or HfO2 (that presents a ~3 nm SiOx [25]). This indicates 
that Sc2O3 blocks oxygen-radicals diffusion more effectively than TiO2 or HfO2. 
The thickness of the Sc2O3 layer is around 30 nm, and the images confirm the 
poly-crystalline character of the Sc2O3 film. Additionally it is observed that the 
nano-crystals are randomly oriented, with no preferential growth direction, which 
is in agreement with GIXRD measurements. This is in contrast with previous HfO2 
results obtained with the same system [26], which showed a columnar growth. 
Finally, close to the interface the nano-crystals are not so clearly observed, 
suggesting an amorphous initial growth stage. These results show that if an 
amorphous layer was needed, for example as a gate dielectric, different HPS 
deposition conditions should be explored, like substrate temperature, target to 
substrate distance or rf power. Previous works [27] showed that HfO2 films 
 
Figure IV.5 Representative XPS spectrum of the Sc2O3 films. 
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deposited with Ar plasma were amorphous whereas deposited films with plasmas 
of O2 or different Ar/O2 ratios were poly-crystalline. 
No significant differences in thickness or in poly-crystallinity are found for 
the Sc2O3 layer deposited on different substrates. Thickness spread is about 20%, 
which is not surprising due to the long deposition processes (2 h). The main 
differences lay in the Sc2O3/Si interface. 
In figure IV.6b, the Sc2O3 film was deposited on a 30 s nitrided Si. We observe 
a 2.8 nm interface layer, which is SiNx according to FTIR results. The interface film 
seems to present three-layer structure, but this should be a TEM artifact. In order 
to clarify this, TEM of the same sample was performed with a higher resolution 
microscope. Figure IV.6c shows this interface in more detail. The interface is 
 
Figure IV.6 Cross-sectional TEM images of the Sc2O3 deposited films (a) on RCA after 
etching in a HF diluted solution and (b) on Si nitrided during 30 s. (c) Cross-sectional 
HRTEM image of a sample that consist in an interface (30 s nitridation) and Sc2O3 
sputtering deposition. The thickness of the interface layer is 2.8 nm. (d) TEM image of 
Sc2O3 on deposited SiNx/Si. 
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amorphous and homogeneous, with no observable differences as a function of 
depth, so the three-layer structure of the nitride can be discarded. In TEM images 
of deposited SiNx (figure IV.6d), it is observed that a 3.5 nm thick silicon nitride 
layer has grown and its structure is also amorphous. From these results, together 
with FTIR and TOF-SIMS measurements, it is concluded that silicon nitride (either 
deposited or grown from Si) avoids Si re-oxidation during the initial stages of 
sputtering. 
IV.2.2 ELECTRICAL CHARACTERIZATION 
CQS and CHF curves as a function of VG (at 100 kHz) were measured for the 
stacks with an Al gate. This measuring method is very reliable for Dit extraction, 
which is calculated from the difference between the high-frequency and the quasi-
static curve in depletion. However, this technique needs MIS devices with very low 
leakage current. Otherwise CQS-VG curves are impossible to be measured in thin 
films. This means that thick insulator layers are needed, and it is the reason why 
around 30 nm thick Sc2O3 layers were used. Furthermore, for permittivity 
calculation, thick layers are less sensitive to interface thickness or dielectric 
inhomogeneities, since most of the capacitance is due to the high κ dielectric. 
The most significant curves are shown in figure IV.7. CHF-VG curves have been 
analyzed by the Hauser algorithm [28]. The EOTs are too high for high 
performance applications but they are in the order used for blocking oxide or 
inter-poly-Si dielectric in flash memories. 
Samples with silicon nitride interface have a higher capacitance in 
accumulation, which means an improvement of the EOT of the structure of 1.4 nm 
(from 13.1 to 11.7 nm). This is a consequence of the higher κ value of the SiNx. 
Another interesting feature is the displacement of the flatband voltage of the 
devices with SiNx (from 0.2 V to -0.3 V) which can mean trapped positive charges 
in the SiNx layer [7]. As it was seen in the introduction to this chapter, these 
N-generated fixed charges near the channel are suspected to reduce electron 
mobility by Coulomb scattering. However, the pursuit of lower EOTs currently 
requires very thin SiO2 interfaces, which also degrade carrier mobility. In this way, 
the nitridation of the interface may be less severe in terms of performance than 
further scaling of SiO2 interface [7]. Besides, the devices with SiNx interfaces show 
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a much more abrupt decrease in the high frequency capacitance. This last effect 
exhibits an improvement in the interfacial density of states (high Dit has the effect 
of screening gate potential [29], producing a “stretch-out” of the C-VG curve). 
Nevertheless, when the SiNx is present, the quasi-static capacitance in 
inversion does not recover its value of accumulation, which does not happen in 
samples with SiOx as an interfacial layer. The reason of this effect is not completely 
clear. A possibility is that it can be associated to an intrinsic property of the 
interfacial SiNx, but in the past, HfO2/SiNx/Si stacks were grown that did not show 
this problem [10]. Another reason of such effect could be a higher gate leakage in 
inversion due to the smaller band gap of SiNx compared to SiOx. The leakage 
current density JG-VG curves of the stacks can be seen in figure IV.8. Samples with 
SiNx interfaces present slightly higher leakages than those of samples with SiO-like 
interfaces at low inversion voltages, but all curves are close to the detection limit 
of the measurement system. These small differences are not supposed to explain 
by themselves the behavior of the quasi-static capacitance. Another possible 
explanation is that this effect is related to charge trapping centers, either in the 
SiNx or in the Si surface. A similar behavior was found in previous works in 
SiNx/plasma-oxidized-SiO2/Si stacks [30], and it was found that after thermal 
 
Figure IV.7 CQS and CHF characteristics of the stacks. 
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treatments the devices recovered the capacitance in inversion. In this way, since 
these MIS devices have only been subjected to a 300 °C FGA, it is likely that thermal 
annealing will improve their electrical behavior. All these effects are independent 
from the growth of silicon nitride: a deposition or a nitridation of the Si surface. 
The dielectric permittivities of the deposited films were estimated by 
modeling the capacitance as two capacitors in series, where one is the interlayer 
and the other is the Sc2O3 deposition. For calculation, the interfacial layer is 
considered silicon oxide or silicon nitride, depending on the process of each wafer. 
Thus, the interlayer permittivity values κIL that were used were is 3.9 or 8 
respectively. The thickness of the interlayer (tIL) and of the Sc2O3 (tScO) were 
obtained from TEM images. Then, the Sc2O3 permittivity can be calculated as 
follows: 
ScO 
ScO
EOT 	SiO⁄ IL 	IL⁄
  equation IV. 1 
where κSiO is 3.9, silicon oxide permittivity. This way, as expected, all Sc2O3 films 
show a close permittivity value, with a mean value of 9 ± 1. This value is slightly 
lower than the bulk values reported in literature of about 13 [21]. This fact is usual 
for many thin film materials, but in our case Al might be reacting with the top Sc2O3 
 
Figure IV.8 Gate leakage current in inversion of Sc2O3 deposited on different substrates 
as a function of gate bias voltage. 
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surface, forming an Al scandate and decreasing the effective permittivity [31]. 
However the aim of this experiment is the study of the Sc2O3/Si interface and the 
effect of the metal gate is analyzed in chapter VI. 
Figure IV.9 depicts the Dit extracted from the CHF and CQS-VG characteristics of 
figure IV.7. Thanks to the silicon nitride interlayer, the minimum in the Dit 
decreases from 1012 for the SiOx/Si interface to 1011 eV-1 cm-2 for both deposited 
SiNx or 30 s nitrided Si surface. The outcome of these measurements is that there is 
a significant improvement of the high κ dielectric/Si interface with nitride 
introduction. The Dit of the samples was also calculated by the conductance 
method at a frequency of 100 kHz. Table IV.1 summarizes the results of the two 
methods for the different substrates used in this experiment. Although 
conductance method tends to yield lower Dit values compared with the CHF and 
CQS-VG method, it can be clearly observed that the tendency is the same for both 
methods and the presence of the SiNx, either deposited or by nitridation of the Si 
surface, increases interface quality between the Sc2O3 and the Si. 
Lastly, CHF-VG hysteresis curves of the MOS capacitors are shown in figure 
 
Figure IV.9 Density of interfacial defects Dit from C-VG characteristics of figure IV.7 as a 
function interface trap energy measured from Si conduction band. 
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IV.10. RCA native oxide devices present a remarkably high flatband shift ∆VFB of 
0.7 V. On the other hand, the H-terminated substrate presents a very small shift. 
When the curve is measured from accumulation to inversion, the sample with RCA 
native oxide interface presents a VFB similar to the case of H-terminated Si 
substrate. Thus, the VFB of the curve measured from inversion to accumulation is 
shifted because of positive charges that are trapped in the chemical oxide when the 
gate bias is negative. On the other hand, hysteresis curves show that the interfacial 
SiNx layer avoids the shift in the VFB, which indicates again a better quality of the 
interface. 
IV.3 SUMMARY AND CONCLUSIONS 
In this chapter, conclusions were drawn about scandium oxide as a high κ 
dielectric and its interface with Si. 
The compatibility of the Sc2O3 as a high κ dielectric with different substrates 
(bare Si, SiOx and SiNx) was studied. Sc2O3 potentially fulfils some important 
requirements of flash memory applications as has been demonstrated in this 
chapter. HPS deposited Sc2O3 films are poly-crystalline with no preferential growth 
direction. The composition of the layer is stoichiometric (from XPS measurements) 
and does not depend on the distance to the substrate (from TOF-SIMS). It is 
demonstrated that the physical properties of the Sc2O3 films are independent from 
the substrate preparation. The dielectric constants of the films are around 9. 
Table IV.1 Density of interfacial states Dit for different substrates obtained by the 
combined high-low frequency capacitance method and the conductance method.  
Substrate 
Dit,min by CQS-CHF 
method 
(eV-1 cm-2) 
Dit by conductance 
method at 100 kHz 
(eV-1 cm-2) 
Native SiO2 on Si 1.9 × 1012 7.4 × 1011 
HF-etched Si 1.2 × 1012 6.7 × 1011 
600 s nitrided Si 4.2 × 1011 2.6 × 1011 
30 s nitrided Si 1.6 × 1011 6.7 × 1010 
30 s deposited SiNx on Si 1.7 × 1011 1.4 × 1011 
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On top of that, concerning interfacial layer, it was checked that nitrided 
silicon or deposited SiNx have several advantages over chemical/native SiO2: it has 
a higher dielectric constant than SiO2 which reduces the EOT of the structure; the 
interface is better than Sc2O3 deposited on H-terminated silicon or chemical SiO2 
(the minimum of the Dit improves one order of magnitude); it avoids O diffusion 
from the plasma that could oxidize Si surface. Besides, nitrided samples and 
deposited SiNx proved to present a negligible flatband voltage shift in hysteresis 
measurements. These advantages encourage continuing with the study of silicon 
nitride as high κ dielectric/Si interface. 
This way, we showed that SiNx is a solution in case of poor interface quality 
and/or excessive SiOx regrowth for HPS deposited Gd and Sc based oxides. 
However, we must keep in mind that introducing a SiNx thin film imposes a penalty 
on the minimum EOT attainable. Thus we study the direct deposition of the high κ 
dielectrics on the H-terminated Si in the next chapters, and we keep the SiNx 
interface as an open option. 
 
Figure IV.10 CHF-VG hysteresis curves (a) H-terminated Si, 30 s nitridation and 30 s deposited 
SiNx, (b) RCA native oxide. 
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CHAPTER V. SCANDIUM OXIDE FILMS 
Scandium oxide can play a role in the next generation of silicon transistors 
and memory devices. This material has a band gap of 6 eV [1] and a relative 
permittivity of 13 [2] that make it suitable for flash memory applications [3]. It can 
be used for electrical isolation between the control gate and the charge storage 
layer for both floating gate memories (flotox) and charge trapping memories. In 
flotox memories, the insulator is sandwiched between the poly-Si gates [4] and is 
called inter-poly-Si dielectric. In charge trap memories, the insulator or blocking 
oxide lies in contact with a silicon nitride trapping layer and a p-type metal [5]. 
Also, ternary based compounds such as GdScO3, DyScO3 and LaScO3 have attracted 
interest in CMOS circuits because of their high permittivity and good stability in 
contact with Si [6, 7, 8]. 
In addition to this, Sc2O3 thin films find applications in several fields like 
e-beam lithography resist [9], damage resistant layer [10], antireflection coatings 
in light emitting diodes and high power ultraviolet lasers [11, 12], constituent of 
ferroelectric thin films [13], etc. 
Up to the moment, Sc2O3 thin films with good properties are successfully 
deposited by Atomic Layer Deposition (ALD) [14, 15], although a wide variety of 
precursor gases are under study and no universal solution has been found. 
Moreover, an important drawback is the complexity of controlling the precursor 
fluxes. They should guarantee the completeness of the involved reactions. To 
produce a relatively thick film by ALD, a high amount of precursor gases must be 
consumed, and their fabrication includes environmental hazards. Furthermore, 
although it is rarely mentioned, the ALD films present a high amount of 
contaminants (typically carbon or chlorine) depending on the precursor chemistry 
that can be the origin of reliability issues [16]. 
In this chapter, we characterized deposition of ScOx films by high pressure 
sputtering (HPS) on silicon under different conditions. We investigated the 
morphology, composition and crystal structure of the films by means of 
transmission electron microscopy (TEM), and Fourier transform infrared 
spectroscopy (FTIR). Ellipsometry determined the thicknesses of the films. We 
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fabricated metal-insulator-semiconductor (MIS) devices to analyze the electrical 
properties of ScOx and its interface with the Si. 
V.1 EXPERIMENT 
Scandium oxide films were grown on two different kinds of substrates. For 
structural characterization, double side polished Si wafers with a resistivity of 200-
1000 Ω cm were used. For electrical characterization, metal/ScOx stacks were 
deposited on single side polished Si wafers with a resistivity of 1.5-5.0 Ω cm. In 
both cases the wafers were n-type doped with phosphorus (n-type Si) and the top 
surface corresponded to (100) plane. Native SiO2 was removed from the surface by 
immersing the wafer in HF (1:50) for 30 s just before deposition. 
ScOx layers were deposited by HPS in a pure Ar atmosphere, using several 
conditions of pressure and radio frequency (rf) power. Prior to deposition, the 
base pressure was around 1-2×10-6 mbar while the pressures of the processes 
ranged from 0.25 to 1.3 mbar. A commercial 4.5 cm diameter high purity Sc2O3 
target was used. The 13.54 MHz rf power was changed from 30 to 50 W. 
Depositions were performed for 30 min maintaining a constant substrate 
temperature of 200 °C. 
MIS devices of areas ranging from 50×50 to 630×630 µm2 were fabricated on 
the low resistivity substrates. The gate electrode square openings were defined 
with a lithography process (using the negative photoresist n-LOF 2035). 
Afterwards, 130 nm thick Al metal electrodes were deposited by e-beam 
evaporation, followed by the lift-off of the photoresist. A 150 nm thick Al layer was 
evaporated on the backside to obtain the substrate ohmic contact. After 
fabrication, samples were annealed in forming gas (FGA) during 20 min at 450 °C 
for the passivation of interfacial defects. 
FTIR spectra of the samples were measured in the 4000-400 cm-1 region in 
order to analyze the bonding structure of the films and the interfaces. These 
spectra have been corrected by subtracting the spectrum of a bare Si substrate of 
the same lot to remove the substrate absorbance. The Si substrate was immersed 
in HF 1:50 for 30 s immediately before the FTIR measurement to avoid the native 
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oxide presence in the reference spectrum. Spectra have been shifted vertically for 
clarity. 
Samples were also characterized by TEM and ellipsometry. The emission 
lines of the HPS glow discharge were registered for a better understanding of the 
growth. The capacitance and conductance of the MIS capacitors were measured as 
a function of the gate bias voltage. Finally, hysteresis curves were analyzed and 
related to the densities of interface defects, estimated by the conductance method. 
V.2 RESULTS AND DISCUSSION 
V.2.1 STRUCTURAL CHARACTERIZATION 
In the first place, we remember the structural characterization of the ScOx 
film from chapter IV (deposited for 2 h, at 0.50 mbar and 40 W), in order to 
compare it with the thin films grown in this experiment (deposited for 30 min). 
Those films were grown on the same kind of substrate that is used in this 
experiment (H-terminated Si). Figure IV.6a shows a cross sectional TEM image of 
this sample, where a ~34 nm thick poly-crystalline ScOx layer is observed. 
However, this image also suggests an amorphous initial growth stage. A SiOx 
interfacial layer of 1.7±0.3 nm appears between the high κ and the Si. The glancing 
incidence X-ray diffraction pattern of the sample is represented in figure IV.3b, 
which correspond to the Sc2O3 cubic bixbyite phase. No preferential direction in 
the growth is observed. These results are also supported by the TEM image in 
figure IV.6a. 
The FTIR spectrum of the thick ScOx film deposited on Si is depicted in figure 
V.1a, corrected with the spectrum of an HF-etched Si substrate. The wavenumbers 
above 1200 cm-1 do not show any relevant feature, and they have been omitted for 
clarity. In the figure, a peak at 667 cm-1 is found, which is related to residual CO2 
present in the camera [17], and two more at about 730 and 610 cm-1, due to the 
phonon absorption of Si [18]. These last two peaks can be attributed to a small 
wafer thickness difference between the sample and the reference substrate. We 
observe a broad band at around 1070 cm-1 that corresponds with the Si-O 
stretching vibration, whose tabulated value is 1065 cm-1 [19, 20]. On the other 
hand, the increase in the absorbance in the 600-400 cm-1 region can be related to 
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the Sc-O bonds, as literature shows [21] and as can be concluded from comparison 
with the measured spectrum of Sc2O3 powder, shown in figure V.1b. From these 
results, it is confirmed that a poly-crystalline ScOx layer is deposited on Si, and an 
interfacial layer of SiOx grows from the reaction with the substrate. 
Now, we will explore the properties of the thin films deposited for 30 min 
with different conditions. Figure V.2 depicts the thicknesses of the ScOx layers as a 
function of the rf power measured by ellipsometry. The high κ layers were grown 
at 0.50 mbar. As expected, higher powers yield thicker layers due to the increase in 
the energy of the particles in the plasma. The growth rate speeds up due to the rise 
in the amount of sputtered atoms. However, this increment is not linear, but tends 
to saturate at an rf power above 40 W. As a consequence, we fixed 40 W as working 
rf power in the following experiments, varying the deposition pressure. 
In figure V.3, the thicknesses of the films grown for 30 min are represented 
for different deposition pressures. Firstly, we can observe that growth rate shows 
a maximum at 0.50 mbar and it decreases significantly for higher pressures. This 
trend was also found for HfO2 growth in the same HPS system in an O2 atmosphere, 
 
Figure V.1 (a) FTIR spectrum of the sample with a deposition of Sc2O3 at 0.50 mbar and 
40 W for 2 h. It has been corrected with a HF-etched substrate. The increase of 
absorbance in the 500-400 cm-1 region is associated with the Sc-O bonds. (b) FTIR 
spectrum of Sc2O3 powder. 
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with similar deposition conditions [22]. A rise in pressure shortens the mean free  
path and the diffusion length of the particles in the plasma. This reduces the flux of 
sputtered Sc and O atoms that reach the substrate. Znamenskii et al. found a 
similar dependence for high-pressure magnetron sputtering [23] and proposed a 
diffusion model for the thermalized atoms that is consistent with the results shown 
here. 
Also, figure V.3 shows that for pressures below 0.5 mbar, the dielectric film 
grows at a slower rate. We explain this with the aid of the plasma optical spectra, 
which are represented in figure V.4. In this graph, neutral and singly-ionized Ar (Ar 
I and Ar II) are observed, regardless of the pressure [24, 25]. However, Sc I peaks 
[26] are under the detection limit for 0.25 mbar (only the doublet at 402.0-
402.4 nm might be appearing) while they are present for higher pressures. A lower 
concentration of Sc would make the sputter rate decrease. 
 
Figure V.2 Film thicknesses of the ScOx films deposited in pure Ar atmosphere at 
0.50 mbar during 30 min, measured by ellipsometry, as a function of the applied rf power. 
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Figure V.4 Optical spectra of Sc2O3 sputtered at different pressures at 40 W of rf power. 
The most relevant peaks of Sc I, Ar I and Ar II are indicated by vertical lines. At 0.25 mbar, 
the peaks of Sc are under the detection limit. 
 
Figure V.3 Film thicknesses of the ScOx layers for deposition pressures ranging from 0.25 
to 1.3 mbar of pure Ar, at 40 W of rf power, during 30 min. Measurements were taken by 
ellipsometry. 
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These results show that growth rate has a maximum at 0.50 mbar and thus, 
the two effects compensate at around that pressure. In fact, the intensity of the Sc I 
emission in figure V.3 can be qualitatively correlated to the growth rate: its peaks 
at 0.50 mbar are the most intense of all spectra. However, direct correlation is 
difficult. Pressure changes the confinement of the plasma and thus the amount of 
photons that reach the aperture of the spectra acquisition system. In any case, the 
growth rate allows us to obtain nanometric-thick films in the order of minutes for 
all pressures. This way, we could control precisely the thicknesses of the layers. 
FTIR spectra are represented in figure V.5a in the 1200-400 cm-1 region. 
These spectra do not present the broad peak at 600-400 cm-1 that was attributed 
to the Sc-O bond on the thicker layer, probably because of the lower thickness of 
these films. In the lowest wavenumber region, we can only appreciate the effects of 
the substrate correction. A band at around 1050 cm-1 appears mainly for 
deposition pressures below 0.50 mbar. It corresponds with the asymmetric 
stretching vibration mode of the O-Si-O unit. The shift towards lower 
wavenumbers with respect to the tabulated value [19] might be related to stress in 
the silicon oxide film, which is caused by the presence of sub-oxides near the 
Si/SiO2 interface [27]. For deposition pressures above 0.75 mbar, this band is less 
intense. In figure V.5b the area of Si-O band is depicted versus the deposition 
pressure and rf power. In FTIR measurements, the area of a peak is proportional to 
the concentration of associated bonds [28]. Thus, these graphs suggest a thinner 
SiO2 interlayer for high pressures and for lower rf powers. In the following section 
we will discuss the influence of this interfacial layer on the density of interfacial 
defects and on the hysteresis of the CHF-VG curves. 
Now, we analyze the influence of the FGA process. Figure V.6 shows the 
spectra of 14 nm and 43 nm thick ScOx films deposited at 0.50 mbar of pressure 
and 40 W of rf power, before and after the FGA at 450 °C. The thicker ScOx film 
presents a thicker interfacial SiOx. Then, a longer deposition time produces a 
thicker interfacial SiOx. We conclude that the SiOx grows during ScOx deposition. 
However, as it is known from growth dynamics [29], this SiOx growth is not linear. 
FTIR results confirm this, since the SiOx peak area is only ~25% smaller for the 
thinner film, in which the ScOx is three times thinner. We also find that the Si-O 
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band increases after the FGA. The inset in figure V.6 depicts the increment of the 
band area caused by the annealing. The FGA process prompts a regrowth in the 
interfacial SiOx, most likely activated by residual O2 present in the film or the FGA 
furnace. 
 
 
Figure V.5 (a) FTIR spectra of ScOx layers deposited at pressures ranging from 0.25 to 
1.3 mbar of pure Ar, at 40 W of rf power, during 30 min. The indicated absorption band 
(1065 cm-1) corresponds to the SiO2 bond stretching vibration. (b) Si-O band area as a 
function of the deposition pressure at 40 W of rf power (left) and of the deposition rf 
power at 0.50 mbar of pressure(right). Dashed lines are drawn as a guide to the eye. 
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Finally, figure V.7 shows the structure of an Al gated MIS capacitor after the 
FGA at 450 °C, where we observe the different layers of the stack. The high κ 
dielectric was grown at 0.50 mbar. This layer is much thinner than the one in 
figure IV.6a and it looks completely amorphous. Also, a 3.3±0.3 nm thick SiOx layer 
appears in the ScOx/Si interface. The contrast in the upper part of the ScOx film 
suggests that the Al gate is reacting with the dielectric layer, as it has been 
previously referred [30]. The thickness of the interface layer is comparable with 
previous results obtained with HfOx deposited in similar conditions [31] which 
also presented a ~3 nm SiO2 interface. We can compare this interface with the 
1.7 nm layer observed in the image of figure IV.6a, taken before the FGA. The 
annealing may be increasing the SiOx thickness. In addition to this, the formation of 
an Al scandate (AlScOx) might decrease the effective permittivity of the stack [30]. 
Both effects could influence the capacitance in accumulation Cins, as it will be seen 
in the next section. 
 
 
 
Figure V.6 FTIR spectra of 14 and 43 nm thick ScOx layers grown at 0.50 mbar and 40 W 
before (solid lines) and after the FGA process (dashed lines). In the inset, the area of the 
Si-O stretching vibration peak (around 1050 cm-1) is represented before and after the 
annealing. 
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Figure V.7 TEM image of an Al/ScOx/SiOx/Si stack. ScOx film was deposited at 0.50 mbar 
and 40 W. After metallization, sample went through a FGA process at 450 °C for 20 min. 
 
Figure V.8 CHF-VG and G-VG curves of the sample deposited at 0.50 mbar and 40 W for 
30 min, before (solid lines) and after the FGA process (dashed lines). 
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V.2.2 ELECTRICAL CHARACTERIZATION 
We represent the CHF-VG and G-VG characteristics at 100 kHz of the sample 
deposited at 0.50 mbar and 40 W for 30 min before and after FGA in figure V.8. 
Non zero values of the conductance G are associated with small-signal energy loss. 
The energy loss presents a peak whose main source is the interfacial traps. 
Although series resistance must be taken into account, a larger conductance peak 
would roughly mean a larger density of interface defects. Figure V.8 shows that 
after the FGA, both Cins and the conductance are reduced. The decrease in the 
conductance can be associated to a decrease in the Dit, as has been discussed. This 
is caused by the passivation of the dangling bonds in the SiOx by H atoms during 
the FGA process. Regarding the decrease in the Cins, it is observed that the 
equivalent oxide thickness (EOT) of the MIS capacitor rises from 8.5 nm to 10.0 nm 
after the FGA. The 1.5 nm increment of the EOT points to the growth of the 
interfacial layer that is suggested by the FTIR results (figure V.6). The presence of 
an AlScOx (figure V.7), which has a lower permittivity than Sc2O3, would also 
influence this value. This could be avoided by selecting a different metal gate 
electrode, and will be further discussed in following chapter. 
Figure V.9 shows the CHF-VG hysteresis curves at 100 kHz of MIS devices with 
ScOx deposited for three representative deposition pressures and the same rf 
power, 40 W. We measured the curves starting in accumulation. For pressures 
below 0.50 mbar, samples present a significantly high flatband voltage shift, ∆VFB, 
of around 0.5 V. This indicates charge trapping in the oxide defects due to the gate 
voltage applied to the device. Nevertheless, layers deposited at higher pressures 
have much lower shifts. Figure V.10 represents the ∆VFB versus the deposition 
pressure and rf power. If this figure is compared with the interfacial SiOx thickness 
of figure V.5b, we find a direct correlation between the thickness of the interfacial 
layer and the flatband voltage shift. This indicates that the un-intended SiOx layers 
are very defective, and the charge and discharge of the traps during the hysteresis 
curve produces the flatband shift. However, when the SiOx film is thinnest, there is 
almost no hysteresis, which means that the scandium oxide is much less defective 
than the SiOx. These results highlight the advantages of sputtering at higher 
pressures, and encourage the use of HPS Sc2O3 as inter poly-Si layer in flash 
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memories, since for this application the minimized amount of defects is very 
important [3].  
Finally, we estimated the density of interfacial defects Dit by the conductance 
method at a frequency of 100 kHz. The results are presented in figure V.11. As 
expected, FGA consistently reduces the density of defects by a factor of ~2. Also, 
the density of interfacial defects decreases with increasing deposition pressure. 
This indicates that higher pressures produce less damage to the Si surface, likely 
during the first stages of the ScOx growth. This is again due to the reduced 
reactivity of the plasma in the high pressure regime. Then, the density of defects on 
HPS-grown ScOx is low and thus remote phonon scattering is acceptable. We will 
see this again when further discussing the ScOx/Si interface in chapter VII [32]. 
V.3 SUMMARY AND CONCLUSIONS 
We have explored structural and electrical characterization of ScOx thin films 
grown by HPS. We observed that, for long deposition times (2 h), a thick poly-
crystalline Sc2O3 layer is deposited, with no preferential direction of growth and 
that reacts with the Si substrate to form a SiOx interfacial layer. Special insight was 
provided about the kinetics of this interlayer and its relation with the deposition 
 
Figure V.9 Representative CHF-VG hysteresis curves of samples deposited at several 
pressures. For higher pressures, flatband voltage shift is lower. 
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pressure and rf power. FGA process passivates the SiOx interface, decreasing the 
density of defects, but it also may affect the EOT by forming an interface SiOx layer 
or AlScOx. Sputtering at high pressures (above 1.0 mbar) reduces the interfacial 
SiOx formation, according to FTIR spectra. The devices fabricated with ScOx 
deposited at high pressures present lower flatband voltage shifts in the CHF-VG 
hysteresis curves and lower density of interfacial defects. With this, we showed the 
advantage of high pressure conditions in reducing the plasma damage of the 
substrate. On the other hand, growth rates are slower for higher pressures, which 
will permit an accurate control of the thickness of thin layers. 
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CHAPTER VI. GADOLINIUM OXIDE FILMS 
Gadolinium oxide has been widely proposed as an interesting high 
permittivity gate dielectric for applications in flash memory devices and CMOS 
transistors [1, 2, 3]. It has drawn attention as a high κ material based on 
thermodynamic considerations and good insulating properties: gadolinium oxide 
has a permittivity value κ around 14, a band gap around 5.3 eV, and very good 
thermal stability with Si [2, 4]. Several papers reported high κ Gd2O3 films grown 
on Si substrates by electron beam evaporation or atomic layer deposition, with 
promising results [1, 5, 6]. Gd2O3 thin films are also used as passivation layers in 
III-V substrates [7, 8], waveguides [9], buffer layers in superconductors [10] and 
scintillating films [11], protective coatings [12], etc. Therefore, the study of the 
growth of this material can help in these applications. 
This chapter deals with electrical and structural analysis of gadolinium oxide 
films grown on Si by high pressure sputtering (HPS) [13]. We used transmission 
electron microscopy (TEM), glancing incidence X-ray diffraction (GIXRD), X-ray 
photoelectron spectroscopy (XPS) and Fourier transform infrared spectroscopy 
(FTIR) for structural characterization. We fabricated metal-insulator-
semiconductor (MIS) devices with Ti and Pt gates to study the electrical properties 
and the influence of the choice of the metal electrode.  
VI.1 EXPERIMENT 
For structural characterization, gadolinium oxide thin films were grown on 
2-inch double side polished n-Si (100) wafers with a resistivity of 200-1000 Ω cm. 
MIS devices were fabricated on single side polished 2-inch n-Si (100) wafers, with 
a resistivity of 1.5-5.0 Ω cm. Before high κ GdOx deposition, substrates were 
cleaned using a standard RCA clean and submerged in a diluted HF solution (1:50) 
to remove all SiO2 from the surface just before introduction to the sputtering 
chamber.  
GdOx films were deposited by HPS from a 4.5 cm diameter high purity Gd2O3 
target in a pure Ar atmosphere. The 13.54 MHz radio frequency (rf) power was 
40 W. Deposition pressures ranged from 0.50 to 1.3 mbar to study the effect of the 
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Ar pressure on the properties of the high κ dielectric. Base pressure was 1-
2×10-6 mbar, five orders of magnitude below working pressure, to minimize 
contamination. Substrate temperature was maintained at 200 °C during growth. 
The deposition time was fixed at 30 min to obtain nanometric thick films. Also a 
thicker sample was grown during 2 h at 0.50 mbar to increase signal in the 
structural characterization. Optical spectra of the plasma at the different Ar 
pressures were acquired to analyze the changes in the emission of the excited 
species in the plasma. 
MIS devices were fabricated for high frequency (HF) capacitance as a 
function of gate voltage (CHF-VG) measurements. The gate electrodes were 100 nm 
of Ti on one half of each wafer or 16 nm of Pt on the other half. Both metals were 
capped by 200 nm of Al, in the Ti case to avoid surface oxidation, and in the Pt case 
to minimize series resistance and to prevent dielectric perforation while probing. 
All these metals were deposited by e-beam evaporation with the other half of the 
wafer shadowed. This way it is assured that for each deposition condition the high 
κ dielectric is identical and differences can be attributed only to the metal 
electrode properties. Squares of different sizes ranging from 50×50 to 
630×630 µm2 were defined by a lift-off procedure. Then, a 300 nm thick Al layer 
was evaporated on the backside to obtain the substrate ohmic contact. After 
fabrication and electrical characterization, samples were annealed at 450 °C in 
forming gas (FGA process) for 20 min and characterized again electrically and by 
TEM. 
We studied the physical properties of the films through ellipsometry, TEM, 
GIXRD, XPS and FTIR. FTIR spectra were measured in the 4000–400 cm-1 region 
and were substrate corrected with a spectrum of a bare Si substrate, previously 
immersed in HF 1:50 for 30 s to remove SiOx from the surface. Energy-dispersive 
X-ray (EDX) spectrometry was used during TEM image acquisition to determine 
the species present in the thin films. CHF-VG and G-VG curves were obtained at 
100 kHz. Density of interfacial defects Dit was estimated by the conductance 
method [14]. 
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VI.2 RESULTS AND DISCUSSION 
VI.2.1 STRUCTURAL CHARACTERIZATION 
In the following the physical properties of the gadolinium oxide films are 
studied as a function of the deposition pressure. The rf power was chosen as 40 W 
since it was the rf power used for the scandium oxide studied in chapter V. The 
ScOx growth rate increases with rf power up to 40 W and it saturates for higher 
pressures. This power was chosen in order to obtain a reasonably high growth rate 
while minimizing substrate damage. 
Figure VI.1 represents the optical spectra of the Ar plasma sputtering the 
Gd2O3 target in the 385-425 nm region for different Ar pressures. This technique 
allowed us to determine the optimal growth pressure range of the Gd2O3 films. No 
water or N2 is found in the plasma, which is an indication of the absence of gas 
leaks. No oxygen signal is found in the plasma spectra but Toledano et al. also 
observed this fact when sputtering HfO2 in an HPS system [15]. They produced 
stoichiometric films, which indicates that the O peaks absence should not be an 
issue. The Gd I peaks are under the detection limit for pressures below 0.50 mbar 
(for instance, at 387 nm and 423 nm), as it happened with the Sc lines from the 
Sc2O3 target (chapter V). Then, we chose the growth pressures from 0.50 to 
1.3 mbar to guarantee the presence of Gd atoms in the plasma. For higher 
pressures, the plasma instability in the HPS chamber can jeopardize 
reproducibility of the growth. It is noteworthy that this pressure range coincides 
with the ScOx case. This is positive, since to grow the gadolinium scandate the 
working pressure is the same for both targets (chapter VII). 
Once that the pressure range is fixed, we discuss the structural 
characterization of a thick Gd2O3 film (grown on H-terminated Si at 0.50 mbar and 
40 W during 2 h). According to ellipsometry, this film possesses a thickness of 
190 nm and a refractive index of 1.9. The obtained refractive index is consistent 
with literature, in the range of 1.8-2.0 [16]. The growth rate is about 1.6 nm/min 
and it is significantly higher than for ScOx, for which a 34 nm film is obtained for a 
2 h deposition with the same pressure and rf power conditions. This means that 
the sputter yield is about 4 times higher for the Gd2O3 than for the Sc2O3 target. 
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Figure VI.2a shows the FTIR spectrum in the 1300-400 cm-1 region and it can 
be compared with the spectrum of pure Gd2O3 powder shown in figure VI.2b. In 
667 cm-1, the C-O bond peak appears due to residual CO2 gas present in the 
measurement chamber. The valleys at 730 and 610 cm-1 are related to the 
crystalline Si vibration modes and are due to the small thickness differences 
between the sample wafer and the substrate used for correction. The small band at 
around 1050 cm-1 is attributed to the transversal optic vibration of the Si-O bond 
[17], which should appear at 1065 cm-1 for fully stoichiometric relaxed SiO2. In the 
inset of figure VI.2a, we compare this band to the Si-O band that is formed under 
ScOx deposition, at around 1070 cm-1 (from the figure V.1). It it is much less intense 
for the gadolinium oxide, which suggests that the Gd2O3 produces an interface SiOx 
layer thinner than the ScOx. Besides, the shift towards lower wavenumbers in the 
case of the Gd2O3 deposition could be associated with the presence of a Si rich SiOx 
or a stressed SiO2 layer [18, 19]. The bond formation with Gd, which has a much 
higher atomic mass than Si, would also shift the Si-O-Si band towards lower 
wavenumbers [20]. In chapter VII, we compare the interface layers of Gd2O3, Sc2O3 
and GdScO3 with Si. Figure VI.2a also shows peaks at around 529 and 451 cm-1 that 
 
Figure VI.1 Plasma spectra of Gd2O3 sputtered at different Ar pressures and 40 W of rf 
power. The most important peaks of Gd I, Ar I and Ar II are denoted by vertical lines. Gd I 
peaks are not detected for pressures below 0.50 mbar. 
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can be assigned to the Gd–O vibrations. We can infer it from direct comparison 
with the Gd2O3 powder spectrum shown in figure VI.2b. Other works also reported 
peaks at 538 and 456 cm-1 that are associated to Gd-O vibrations in the cubic Gd2O3 
phase [21, 22, 23]. 
The GIXRD pattern of the thick unannealed Gd2O3 layer is depicted in figure 
VI.3. It clearly shows the most intense diffraction peaks of the cubic Gd2O3 
structure [24]. Since all cubic diffraction peaks are found, with the relative 
intensities matching the theoretical calculations, these results point to a poly-
crystalline structure with no preferential growth direction. The GIXRD spectrum 
evidences that the gadolinium oxide is poly-crystalline as deposited by the HPS, in 
other words, without any further annealing. 
Summarizing, from these structural measurements we conclude that, as it is 
usual when depositing high κ dielectrics on Si, the 190 nm film consists of a poly-
crystalline phase of cubic Gd2O3 that grows with no preferential direction, and that 
an interface SiOx layer grows, but thinner than in the Sc2O3 case. 
Once the thick sample has been studied, we measure the stoichiometry of the 
films grown at the different pressures. Figure VI.4 shows the most relevant peaks 
 
Figure VI.2 (a) FTIR spectrum of the 190 nm thick Gd2O3 on Si after substrate correction. 
The inset is a comparison between the Si-O band for the Gd2O3 and the Sc2O3 samples. (b) 
FTIR spectrum of Gd2O3 powder. 
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in the XPS spectra of the films. The spectra are obtained from the top 2-3 nm of the 
film. To calculate the chemical composition, we used the peaks at 1187.5 and 
531.0 eV. They can be attributed to Gd d5/2 and O 1s of the Gd2O3, respectively [25], 
with sensitivity factors of 3.41 and 1.61 [26]. The sensitivity factor of the Gd d5/2 
was directly measured from a Gd2O3 powder sample. The result is that the O/Gd 
ratio is 1.5 ± 0.1 for all deposition pressures. Then we conclude that, regardless the 
deposition pressure, the films consisted of stoichiometric Gd2O3. 
Finally, TEM images of the MIS capacitors with a Ti gate after the FGA at 
450 °C are shown in figure VI.5.These TEM samples were prepared from the same 
devices that were electrically characterized in order to be sure about thicknesses 
and avoid ambiguities, and thus to obtain an accurate κ value. The Gd2O3 films 
were grown at pressures of (a) 0.50 mbar, (b) 0.75 mbar, (c) 1.0 mbar and (d) 
1.3 mbar. First of all, figure VI.5 shows that the gadolinium oxide thickness 
decreases with the deposition pressure. Since all films were deposited for 30 min, 
they show a very low deposition rate (below 1 nm/min for pressures larger than 
0.75 mbar). Then, an accurate control of the film thickness can be achieved. The 
decrease of the growth rate with increasing pressure was also observed for ScOx in 
 
Figure VI.3 GIXRD spectrum of 190 nm Gd2O3 on Si. The most relevant peaks of the cubic 
Gd2O3 structure are shown. 
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chapter V and it is caused by a reduction of the rate of the rare earth and oxygen 
atoms that reach the substrate at higher pressures [27].  
In figure VI.5a, the high κ film grown at 0.50 mbar presents a poly-crystalline 
Gd2O3 layer on top of an amorphous gadolinium silicate (GdSiOx). A 3.8 nm SiOx 
interfacial layer appears between the GdSiOx and the Si substrate. The composition 
of these thin layers was measured by EDX spectrometry during TEM images 
 
Figure VI.4 XPS spectrum of Gd2O3 on Si. The atomic factor of the Gd 3d5/2 peak is 3.41 
and the O 1s peak is 1.61. The atomic ratio [O]/[Gd] is 1.5, then, the oxide is 
stoichiometric (Gd2O3). 
 
Figure VI.5 TEM images of Ti/GdO/Si MIS devices after FGA at 450 °C. Gadolinium oxide 
was deposited on Si by HPS at 0.50 mbar (a), 0.75 mbar (b), 1.0 mbar (c) and 1.3 mbar (d) 
at 40 W for 30 min. No interface SiOx is observed for pressures above 0.50 mbar due to Ti 
scavenging. An amorphous gadolinium silicate is formed. For pressures below 1.0 mbar, a 
poly-crystalline phase is observed. 
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acquisition. The presence of an amorphous gadolinium silicate means that 
gadolinium oxide is reacting with the underlying SiO2/Si. It cannot be assured if 
this silicate was formed during deposition or during annealing since there are not 
TEM images before the FGA. However, XRD did not show any GdSiOx peaks in the 
unannealed samples, so this reaction probably happened during the FGA. The 
instability of Gd2O3 against silicate formation on Si substrates has already been 
reported [28, 29]. This low temperature silicate formation could be interesting for 
device applications, in order to keep SiO2-like properties while having Gd2O3-like 
permittivities, as was thoroughly studied in the HfSiON system [30, 31, 32]. The 
presence of a top poly-Gd2O3 agrees with GIXRD results, suggesting that before 
FGA the sample was poly-crystalline. 
For pressures above 0.5 mbar, the interfacial SiOx seems to be completely 
scavenged by the Ti gate [33] or dissolved inside the GdSiOx [34, 35]. Figures VI.5b 
and VI.5c indicate that for deposition pressures of 0.75 and 1.0 mbar, the dielectric 
stack also consists of an amorphous GdSiOx layer under a poly-Gd2O3 layer whose 
thicknesses decrease with deposition pressure. Figure VI.5d shows that for 
1.3 mbar, only an amorphous GdSiOx film is found. This means that the sample was 
so thin initially that the whole film has become gadolinium silicate. Since no 
remaining Gd2O3 film is found, no information on cristallinity can be obtained, 
although it is reasonable that, as for the other pressures, the grown film was 
initially poly-crystalline. Finally, it is important to note that no Ti signal was found 
by EDX inside the films, indicating that there is no Ti diffusion during FGA.  
VI.2.2 ELECTRICAL CHARACTERIZATION 
Figure VI.6 shows CHF-VG curves of the MIS devices with the thinnest 
dielectric (the 5 nm dielectric was grown at 1.3 mbar for 30 min). The curves are 
represented before and after the FGA and for the Pt and Ti gate electrodes. Firstly, 
it must be noted that before the FGA the capacitance curve is almost identical for 
both electrodes. This happens in all samples; only Ti and Pt gated MIS devices 
differ in the sample with the Gd2O3 deposited at 0.75 mbar. This indicates a higher 
thermal budget in this sample during Ti evaporation due to excessive deposition 
rate. Excluding this sample, the results point to the interpretation that the metal 
evaporation does not influence the underlying Gd2O3. Previous works on plasma 
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oxidized Gd2O3 [36] found that the heating of the sample during Ti evaporation 
always induces some interface scavenging. However, for Gd2O3 samples in this 
experiment no evaporation-induced scavenging is found. In both cases the 
thickness of the film is similar, so the difference can be the crystallinity of the films: 
the plasma oxidized Gd2O3 was amorphous while this case presents a poly-
crystalline layer. Also the calculated flatband voltages of the curves are similar for 
both electrodes (0.33 V for Ti and 0.38 V for Pt), where a 1.4 V difference should 
exist due to the workfunction difference (4.3 eV for Ti and 5.7 eV for Pt [37]). Since 
the underlying Gd2O3 is identical in both cases, this effect can be caused by 
electrode contamination during evaporation (coming from the crucible, 
molybdenum for Ti or graphite for Pt) or most likely by dipole formation in the 
Gd2O3/metal interface [38]. 
In figure VI.6a we observe that the annealing process does not modify the 
curve when the top metal is Pt, with only a very small variation in flatband voltage 
(0.38 V for the unannealed, 0.34 V after the FGA). This results from Pt being a 
noble metal, which should not react with the dielectric. Thus, no changes in the 
 
Figure VI.6 CHF-VG characteristics at 100 kHz for samples before (a) and after (b) the FGA 
at 450 °C with Ti and Pt gates. For the Pt electrode, the curve does not change 
significantly after FGA. For the Ti electrode, the capacitance strongly increases due to 
interface scavenging. 
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devices are inferred from the CHF-VG curve. On the other hand, as it can be seen in 
figure VI.6b, the capacitance in accumulation greatly increases for the Ti gated 
device after the FGA, going from 0.55 up to 1.8 µF cm-2. The Ti gate is scavenging 
the SiOx interface during the FGA, increasing the effective permittivity of the 
dielectric stack and thus decreasing the equivalent oxide thickness (EOT). In fact, 
the EOT falls from 6.2 to 1.4 nm in this sample. Also, flatband voltage is shifted 
towards lower voltages, likely by fixed charges in the dielectric or a dipole change 
in the Ti/GdSiOx interface. 
The EOTs for all samples are represented in figure VI.7 before (a) and after 
the FGA at 450 °C (b). Before FGA the EOT of the devices is high, above 5 nm for 
1.3 mbar and even higher for the lower deposition pressures. This agrees with the 
thicknesses of the grown films obtained by TEM, together with the interface SiOx 
layer. On the other hand, for all Pt gated devices, the EOT remains with the FGA, 
while Ti gated devices show a noticeable EOT reduction. As it was seen above, this 
can be related to the interface scavenging properties of the Ti metal gate. Only the 
device fabricated at 0.50 mbar does not show this EOT reduction. Since interface 
scavenging requires oxygen diffusion through the high κ film [39], no scavenging 
takes place for the thickest layer (in fact, some interfacial regrowth happens as the 
 
Figure VI.7 EOT as a function of deposition pressure before (a) and after (b) the FGA at 
450 °C. 
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increase in EOT values after FGA show). 
The effective permittivity κeff of the grown films can be calculated from the 
following equation: 
eff  SiO
dielectric
EOT
  equation VI. 1 
where κSiO is the dielectric permittivity of the silicon dioxide (3.9) and tdielectric is 
the total thickness of the dielectric stack obtained by the TEM images. In this 
calculation the gadolinium silicate, gadolinium oxide and interfacial SiO2 are 
averaged, thus the permittivity is an effective value. However, this is the relevant 
factor from a device point of view, since even a very high κ value would be 
compromised for a too thick SiOx interfacial layer. The table VI.1 presents the 
results of the Ti gated MIS devices. In spite of the dispersion, we obtained a κeff 
above 11 for the samples where the SiOx interface was completely scavenged. This 
value is lower than Gd2O3 bulk relative permittivity, 14 [3], but this fact is usual for 
many thin film materials. In this case, the silicate formation observed in TEM likely 
decreases the effective permittivity. The value obtained for the GdSiOx, the sample 
deposited at 1.3 mbar, is very close to the bulk Gd2O3 value, which suggests that 
the silicate is Gd rich (in other words, the initial SiO2 was very thin). 
The density of interfacial defects Dit before and after the FGA is estimated by 
the conductance method and is represented as a function of the deposition 
pressure in figure VI.8. Higher deposition pressures give rise to better quality 
interfaces, with Dit in the order of 1-2×1010 eV-1 cm-2. This is a consequence of the 
lower substrate surface damage during film growth for higher deposition 
pressures: the species in the plasma reach the substrates by means of a pure 
diffusion process. Figure VI.8 also shows an unexpected increase of the density of 
Table VI.1 Deposition pressure, thickness and electrical parameters of the Ti gated MIS 
devices after the FGA, and effective permittivity of the dielectric stack. 
Deposition 
pressure 
(mbar) 
Dielectric 
thickness 
(nm) 
Dielectric stack EOT (nm) 
Effective 
permittivity 
κeff (adim.) 
0.50 49 Gd2O3/GdSiOx/SiOx 20.7 9 
0.75 25 Gd2O3/GdSiOx 6.1 16 
1.0 10 Gd2O3/GdSiOx 3.5 11 
1.3 5 GdSiOx 1.4 14 
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interfacial defects after the FGA, for both Ti and Pt gated devices. For the Ti gated 
devices, this increase should not be surprising since the scavenging reduces the 
SiOx in the interface, increasing the number of defects. However, it also happens for 
the Pt gated devices, which suggests that the origin is in the silicate formation 
observed in TEM images. The silicate grows by dissolving the SiOx layer or even 
reacting with the Si substrate, which would leave an interface with a higher density 
of defects. When studying the ScOx growth in chapter V, the FGA process actually 
reduced the number of interfacial defects as expected while the silicate formation 
(ScSiOx) was not observed. This points again to the GdSiOx formation as the reason 
for the lower quality of the interface after the FGA. 
In addition to this, it is found that only the Gd2O3 films grown at 0.50 mbar 
present a significant hysteresis while films grown at higher pressures do not show 
any flatband voltage shifts ∆VFB, as can be seen in the CHF-VG hysteresis curves 
shown in figure VI.9. The curves were acquired starting in accumulation. This 
means that for the 0.50 mbar sample there is a positive charge trapping when the 
device is in inversion. We observed the same ∆VFB behavior as a function of 
pressure in ScOx (chapter V), where also the density of defects and the CHF-VG 
 
Figure VI.8 Density of interfacial defects Dit in function of the deposition pressure 
estimated by the conductance method. The quality of the interface is increased with the 
deposition pressure. Lines were drawn as a guide to the eye. 
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hysteresis decreased with the deposition pressure. Then, this confirms the 
explanation given in there: higher deposition pressures produce thermalization of 
the plasma species during deposition and thus the dielectric film grows in a less 
aggressive environment. Therefore, higher deposition pressures mean a lower 
number of bulk defects and also a lower density of interfacial defects. 
VI.3 SUMMARY AND CONCLUSIONS 
This chapter demonstrates the viability of producing thin Gd2O3 films on Si as 
high κ dielectric for CMOS applications. It analyzes structural and electrical 
characterization of Gd2O3 grown on Si by HPS for different conditions of pressure. 
This chapter also studies the influence of the choice of the top electrode metal, 
comparing Pt (non-reacting) and Ti (interface scavenger). 
A thick sample confirmed the growth of the poly-crystalline gadolinium 
oxide. In thinner high κ films, Gd2O3 reacts with the Si substrate and forms an 
amorphous silicate, probably during the FGA at 450 °C. While the noble metal Pt 
does not react with the dielectric in the MIS devices, the Ti gate scavenges the SiOx 
interfacial layer for thin Gd2O3 films, greatly decreasing the EOT of the stack. 
Higher deposition pressures showed a higher quality in the high κ dielectric/Si 
 
Figure VI.9 CHF-VG hysteresis curves for Ti/Gd2O3/Si stacks, with Gd2O3 HPS deposited at 
several pressures. For pressures above 0.75 mbar, flatband voltage shift ∆VFB is 
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interfaces with lower densities of defects and hysteresis, although the silicate 
formation during FGA also degrades the interface quality. An effective permittivity 
above 11 was calculated for the high κ dielectric stacks. Finally, it is important to 
note that the gadolinium oxide grown by HPS presents similar electrical trends 
with deposition pressure than the scandium oxide that was presented in chapter V. 
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CHAPTER VII. GADOLINIUM SCANDATE FILMS 
In the last years of the 20th century, gadolinium scandate (GdScO3) emerged 
as a candidate to replace the SiO2 gate dielectric, due to its high dielectric constant, 
energy band gap and thermal stability [1, 2, 3]: Haeni et al. reported a relative 
dielectric constant of 20–30 for single crystals depending on the lattice direction 
[4]; several works determined an optical band gap larger than 5 eV, even for thin 
films [5, 6, 7]; Zhao et al. investigated the thermal stability of GdScO3 [8] and they 
found that GdScO3 films remain amorphous up to 1000 °C. 
So far, GdScO3 thin films have been deposited on silicon by off-axial pulsed 
layer deposition [8], e-beam evaporation [9], atomic layer deposition (ALD) [10], 
and liquid injection metal-organic chemical vapor deposition (MOCVD) [11],  
demonstrating that amorphous GdScO3 films possess a dielectric constant of 22–
23. Roeckerath et al. fabricated the first metal-insulator-semiconductor field effect 
transistors (MISFET) with GdScO3 gate oxide on silicon on insulator (SOI) 
substrates, using a gate last process [12, 13]. They reported a density of interface 
defects Dit of 3×1011 eV-1 cm-2 and a CHF hysteresis of only 50 mV. The leakage 
current densities remained below 3×10-10 A cm-2 at 1 V for a 2.2 nm capacitance 
equivalent thickness (CET). Its suitable properties made this ternary rare earth 
oxide arise again as a competitor for the next generation of high κ materials, due to 
the scalability limitations of the Hf-based dielectrics [14] –currently used as gate 
dielectric. 
In this chapter, we demonstrate the gadolinium scandate (Gd2-xScxO3) growth 
by high pressure sputtering (HPS), which is one of the main objectives of this 
thesis. Our procedure to grow Gd2-xScxO3 was depositing nano-laminates of 
scandium oxide and gadolinium oxide (Sc2O3 and Gd2O3), followed by a FGA (an 
anneal in forming gas atmosphere). This way, we could control the composition of 
the Gd2-xScxO3 through the thicknesses of the layers of the binary oxides. We 
evaluated the physical properties of the films by X-ray photoemission 
spectroscopy (XPS), Fourier transform infrared spectroscopy (FTIR), and 
transmission electron microscopy (TEM). Platinum gated metal-insulator-
semiconductor (MIS) devices were fabricated to determine the leakage current, the 
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high frequency capacitance and conductance (CHF-VG and G-VG) curves, the CHF 
hysteresis and density of interface defects Dit. Also, we compare physical and 
electrical properties of Gd2-xScxO3 to those of its binary constituents. 
VII.1 EXPERIMENT 
To design the deposition processes of Gd2-xScxO3, we chose Sc2O3 and Gd2O3 
deposition conditions according to the results from chapters IV and V, respectively. 
There, we concluded that high pressures produce high κ films with lower densities 
of interfacial defects and lower capacitance hysteresis for both binary materials. 
Thus, thin layers were grown at a pressure of 1.0 mbar (higher pressures could 
have prompted instabilities in the plasma, so that the repeatability of the processes 
would not be ensured). As in the studies of the binary oxides, a radio frequency (rf) 
power of 40 W was used. We tried to control the stoichiometry of the Gd2-xScxO3 
layers by using an estimation of the growth rates. We defined the processes to 
deposit ~6 nm of Sc2O3, Gd2O3 and Gd-rich Gd2-xScxO3 (with different 
compositions) from sputtering of the Sc2O3 and Gd2O3 targets. The Gd-rich 
Gd2-xScxO3 choice is explained in next section. The ternary oxides were grown by 
alternating layers of Sc2O3 and Gd2O3 with thicknesses of less than 0.5 nm. The 
cycles were repeated from 8 to 12 times. 
Plasma was switched on for both targets simultaneously during the whole 
process, even for the depositions of the binary oxides. However, only one of the 
targets was on the substrate at a time. In the cases of the binary oxides depositions, 
one of the plasmas would have sufficed, but we wanted to check if there was 
contamination from the other target during growth. 
Two kinds of substrates were used: high resistivity and low resistivity Si 
wafers. In the first place, the thin films of high κ materials were deposited on 
2-inch double side polished n-Si (100) wafers with a resistivity of 200-1000 Ω cm. 
These samples were used for physical characterization, and FTIR and XPS spectra 
were obtained in these samples. 
MIS capacitors were fabricated on single side polished 2-inch n-Si (100) 
wafers, with a resistivity of 1.5-5.0 Ω cm. A 200 nm thick field oxide (SiO2) was 
thermally grown to insulate the devices and build up pads (the device contact), as 
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thoroughly explained in sub-section II.3.2. Square windows with sizes from 10×10 
to 700×700 µm2 were opened on the SiO2 using a positive photoresist process and 
immersing the samples in a buffered HF solution. After photoresist removal, 
samples were cleaned by a standard RCA (Radio Corporation of America) process. 
The wafers were then submerged in a 1:50 HF solution for 30 s to remove the 
native SiO2 within the opened windows just before the introduction to the HPS 
chamber. After high κ dielectric deposition by HPS, the contacts and their pads 
were defined by a negative photoresist process. Top electrode metals were 
deposited by e-beam evaporation and lifted off. Finally, a 100 nm Ti/200 nm Al 
stack was evaporated on the entire back surface of the samples to form the bulk 
contact. 
A 10 nm Pt/70 nm Al stack was used as top electrode in the samples with 
Sc2O3 and Gd2O3 as gate dielectrics. The Al capping and the thin Pt layer were 
motivated by adhesion problems of the Pt on the high κ dielectrics. After 
optimization of the second lithography step, we evaporated successfully 50 nm Pt 
layers on the Gd2-xScxO3 films. The noble metal Pt does not react with the high κ 
material so we could measure the plain properties of three insulators: Sc2O3, Gd2O3 
and Gd-rich Gd2-xScxO3. 
We measured high frequency (100 kHz) CHF-VG and G-VG curves and the 
leakage current density (JG-VG) at ambient temperature after the fabrication 
process. Then, the samples were exposed to a FGA at 300 °C and the electrical 
characterization was repeated. Finally, the characterization was made for the third 
time after a second FGA at 450 °C. We extracted parameters such as the equivalent 
oxide thickness (EOT), the flat band voltage (VFB) and the density of interface 
defects (Dit). This way, we analyzed the influence of the FGA on the electrical 
performance. TEM images were taken from the Pt/Gd2-xScxO3/Si MIS devices after 
the two anneals. TEM samples were prepared by focused ion beam (FIB). 
VII.2 RESULTS AND DISCUSSION 
VII.2.1 STRUCTURAL CHARACTERIZATION 
Table VII.1 summarizes the results obtained for the HPS deposition of Sc2O3 
and Gd2O3 at 1.0 mbar, from chapters V and VI. The mean growth rate of Sc2O3 and 
Chapter VII. Gadolinium scandate films 
154 
Gd2O3 are 0.22 and 0.33 nm/min respectively. The obtained refractive index of the 
Gd2O3 lays within the expected range (1.8-2.0) but the Sc2O3 film presents a 
refractive index below the tabulated value (1.8) [15, 16], which could indicate a 
low Sc2O3 density. In chapter VI we also compared FTIR spectra of these binary 
oxides (figure V.2). We concluded that the Si-O band at around 1050 cm-1 is much 
less intense for the Gd2O3. Then Sc2O3 produces a SiOx interface layer much thicker 
than Gd2O3, due to a worse stability in contact with Si. The shift towards lower 
wavenumbers in the Gd2O3 spectrum pointed to the presence of a Si-rich SiOx or a 
stressed SiO2 layer. The following paragraphs demonstrate that, as expected, the 
thinner films fabricated for this experiment repeat these results. 
As it was stated in the previous section, we designed the processes to deposit 
the ternary rare earth oxide, Gd2-xScxO3, taking into account the growth rates and 
the FTIR results Sc2O3 and Gd2O3. We pointed to Gd-rich Gd2-xScxO3 because of two 
reasons: firstly, FTIR spectra showed that Gd2O3 presented a thinner SiOx interface 
than Sc2O3 and thus it presents a higher stability with Si; secondly, according to 
reference 17, Gd-rich Gd2-xScxO3 have a higher relative permittivity than other 
compositions (with a value slightly above 25). In addition, reference 18 concludes 
that κ values above 20 can be achieved with different cation (Gd or Sc) 
compositions. 
Although we designed deposition processes to obtain Gd2-xScxO3 films with 
different compositions, its control was more difficult than expected. The 
hypothesis of linear growth could have led to miscalculations (the initial growth 
rate could differ from the mean rate). Also, the density of the materials should be 
taken into account. Anyhow, the most relevant results were obtained for the 
samples with a composition of Gd1.8Sc0.2O3, for which the subsequent discussion is 
Table VII.1 Growth parameters of the 1.0 mbar Sc2O3 and Gd2O3 deposited films. 
Target 
Deposition 
time 
Pressure 
rf 
power 
Thickness 
Refractive 
index 
(adim.) 
Sc2O3 30 min 1.0 mbar 40 W 6.6±0.2 nm 1.440 
Gd2O3 30 min 1.0 mbar 40 W 10±1 nm 1.905 
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centered. This stoichiometry was measured by XPS, using the Sc 2p and Gd 3d5/2 
peaks (figure VII.1a). Additionally, the XPS composition measurements from figure 
VII.1b assure that when a binary Sc2O3 or Gd2O3 film is grown, it presents no trace 
of the other material, although both targets were being sputtered during 
deposition. 
 
 
Figure VII.1 (a) Sc 2p and Gd 3d5/2 XPS peaks of the Gd1.8Sc0.2O3 films. From peak areas 
and sensibility factors (1.6 for Sc 2p and 3.41 for Gd 3d5/2), we calculated the 
composition. (b) XPS spectra of the Sc2O3, Gd1.8Sc0.2O3 and Gd2O3. Sc2O3 spectrum presents 
no trace of Gd peaks although both targets were switched on during deposition. The same 
happens for Gd2O3. 
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Figure VII.2 represents the baseline corrected FTIR spectra of the thin films 
deposited on Si. They all show a peak at 669 cm-1 that corresponds with the C-O 
bond from the CO2 in the chamber during measurement. The intensity of the Si-O 
band at 1025 cm-1 indicates again that the Sc2O3 produces a thicker SiOx interface 
layer than that of the Gd2O3. The area of this band is represented for the three high 
κ materials in the inset of figure VII.2. Regarding the Gd1.8Sc0.2O3 film, it presents a 
SiOx film comparable with the Gd2O3 interface. Then, the Gd1.8Sc0.2O3 is at least as 
stable as Gd2O3 in contact with Si. The shift of the maximum towards lower 
wavenumbers indicates again a sub-stoichiometric or stressed SiOx for the three 
high κ materials. These spectra exhibit no relevant features below 600 cm-1, where 
in the previous chapters we found peaks related to Sc-O and Gd-O bonds, most 
likely because of the small thickness of these films. 
To conclude with the structural characterization, figure VII.3 presents a TEM 
image of a MIS device that consists of a Pt/Gd1.8Sc0.2O3/Si stack after the two FGAs 
at 300 and 450 °C. This image shows an amorphous dielectric with a thickness of 
8±1 nm. Below the dielectric the image shows the typical diffraction patterns of the 
mono-crystalline Si, while above the dielectric, a poly-crystalline Pt is found. No 
 
Figure VII.2 FTIR spectra of the Sc2O3, Gd2O3 and Gd1.8Sc0.2O3 sample films. We corrected 
substrate absorbance and baseline, and the spectra were shifted vertically for clarity. The 
inset shows the Si-O band areas for the three films 
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interfacial SiOx layer between the Gd1.8Sc0.2O3 and the Si substrate is distinguished. 
Besides, the Pt/Gd1.8Sc0.2O3 interface is also abrupt, as expected, due to the low 
reactivity of the Pt. Therefore, this result proves that there is no reaction of the 
high κ dielectric with the substrate or with the metal gate, which could 
compromise the effective permittivity of the MIS insulator. Then, we can focus 
future work on scaling the thickness of the ternary layer and thus the EOT of the 
MIS devices. 
Figure VII.4 shows an in-depth sweep in the intensity of energy-dispersive 
X-ray (EDX) signals, taken during TEM images acquisition. In order to obtain this 
graph, an electron beam swept the Pt/Gd1.8Sc0.2O3/Si stack and an X-ray detector 
registered the intensity of a peak of each atom as a function of the position of the 
beam. This allows the identification of the atoms along the stack. This graph 
confirms again the presence of Gd1.8Sc0.2O3 as the gate dielectric, sandwiched 
between the Pt and the Si. Due to the electron spot diameter, we cannot resolve the 
interfaces sharply. Thus, these curves should not lead to the conclusion of the 
diffusion of species -if there were diffusion, the spread would be even larger. 
 
Figure VII.3 TEM image of the Pt/Gd1.8Sc0.2O3/Si MIS capacitor, after the FGA at 300 and 
450 °C. 
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VII.2.2 ELECTRICAL CHARACTERIZATION 
Figure VII.5 shows the CHF-VG (a) and G-VG (b) characteristics of a MIS device 
with a Gd1.8Sc0.2O3 dielectric unannealed and after the FGA at 300 and 450 °C. The 
CHF curves indicate that the capacitance measured in accumulation, Cins, increases 
with the FGA. This means that the dielectric and the substrate do not react to form 
SiOx, and thus the Gd1.8Sc0.2O3 is stable in contact with Si. Furthermore, the 
effective permittivity of the dielectric is increasing, which suggests that the 
Gd1.8Sc0.2O3 is being formed from its binary constituents with the FGA. The shifts in 
the VFB indicate that the charge in the dielectric is changing with the FGA. 
As we have seen in previous chapters (chapters III, IV, V and VI), the peak in 
the conductance roughly denotes the density of interfacial defects Dit. Although we 
must extract the influence of the series resistance, the decrease in the peak in the G 
in figure VII.5b means a lower Dit after the FGA and a higher quality of the 
interface. This is caused by the passivation of the dangling bonds in the 
dielectric/Si interface with H atoms. We will confirm this result later with the 
analysis of the calculated Dit. 
 
Figure VII.4 Intensity of electron excited X-rays as a function of position in a 
Pt/Gd1.8Sc0.2O3/Si MIS capacitor. 
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In summary, the capacitance of the Pt/Gd1.8Sc0.2O3/Si stack increases after 
the anneals, and thus the FGA reduces the EOT from 3.0 nm to 1.3 nm. As we 
observe in the TEM image of figure VII.3, the SiOx does not grow at the dielectric/Si 
interface. For this film we can calculate a relative dielectric constant of 24, using 
the measured thickness of 8 nm. Kittl et al. reported a similar value for Gd-rich 
Gd2-xScxO3 [17]. This relative permittivity lies within the range of 10-30 that is 
necessary in the next generation of Si device transistors [19], and it is very close to 
 
 
Figure VII.5 (a) CHF-VG and (b) G-VG characteristics of the Pt/Gd1.8Sc0.2O3/Si device, after 
device fabrication, after the FGA at 300 °C and after the FGA at 450 °C. 
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the value of 25 that would minimize short channel effect in transistors (due to the 
fringing field in source and drain) [20]. This permittivity confirms GdScO3 as a 
strong candidate to replace the Hf silicates, whose permittivity is much lower (for 
HfSiO4, the relative permittivity is around 11) [14]. Besides, the interface traps are 
partially passivated by the H atoms during the FGA, improving the quality of the 
interface. In the following paragraphs we compare the electric behavior of the 
ternary oxide with its binary constituents, Gd2O3 and Sc2O3. 
Figure VII.6 illustrates the evolution of the EOT with the FGA for the Pt gated 
MIS devices with binary oxides. As we have just pointed out, the EOT of the 
Gd1.8Sc0.2O3 dramatically decreases with FGA temperature. On the other hand, it 
increases 0.5 nm for the Gd2O3 and 1 nm for the Sc2O3. This means that a layer of 
SiOx is growing at the dielectric/Si interface for both materials, although the Gd2O3 
is slightly more stable than Sc2O3 in contact with Si. The behavior of the binary 
oxides is completely opposed to the trend that follows the ternary oxide. This 
highlights the good stability of Gd1.8Sc0.2O3 and also its higher permittivity as 
compared to the binary oxides. 
The Dit values calculated with the conductance method are represented in 
 
Figure VII.6 Evolution of the EOT with the FGA for the Sc2O3, Gd2O3 and Gd1.8Sc0.2O3 
dielectrics. 
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Figure VII.7 for the unannealed MIS devices and after the FGAs. The passivation of 
the dangling bonds in the interface makes the Dit to decrease for the three high κ 
materials. For the Gd1.8Sc0.2O3, the passivation effect seems to saturate at 300 °C, 
improving the Dit one order of magnitude compared to the unannealed case and 
reaching low values of 6×1011 eV-1 cm-2. The saturation effect also appears for the 
Gd2O3 devices, for which an even lower density of defects is obtained. However, Dit 
is hard to obtain after the second annealing, due to the high conductance in 
accumulation. Sc2O3 presents an even better interface and the saturation is not 
observed. The higher interface quality of the binary oxides can be related to the 
regrowth of the SiOx in the dielectric/Si interface. In fact, a thicker and relaxed SiOx 
would also explain the lower Dit in the case of the Sc2O3. 
The CHF hysteresis curves of the Pt/Gd1.8Sc0.2O3/Si devices were determined 
after the anneals, obtaining a flatband voltage shift ∆VFB of only 55 mV, as can be 
observed in figure VII.8. This shift is very small compared to the next generation 
requirements [21, 22], which is another advantage of the ternary rare earth oxide. 
This low hysteresis must be due to the passivation of the slow response defects 
during the FGA and a low density of defects in the bulk dielectric. 
 
Figure VII.7 Evolution of the Dit with the FGA for the Sc2O3, Gd2O3 and Gd1.8Sc0.2O3 
dielectrics. 
Chapter VII. Gadolinium scandate films 
162 
Finally, we discuss the leakage current of the MIS devices with the different 
high κ dielectrics. Figure VII.9a shows the JG-VG curves for a Pt/Gd1.8Sc0.2O3/Si stack 
before and after the anneals. The FGA clearly increases JG, one order of magnitude 
after the anneal at 300 °C and about five orders of magnitude after the anneal at 
450 °C. Nevertheless, these current densities remain well below the 
microelectronic industry requirements (around 100 A cm-2 for 1 nm EOT at 100 °C 
[22]). In figure VII.9b we compare the leakage current density at 1 V for the three 
dielectrics. The Sc2O3 presents a higher leakage current than the other two 
materials before the anneals, but it remains at almost the same value after the 
FGAs. This can be due to the thick SiOx interface between the Sc2O3 and the Si and 
its regrowth with the FGAs. On the other hand, the Gd2O3 follows the same trend as 
the Gd1.8Sc0.2O3, but the leakage is lower, which is probably due to a slightly higher 
Gd2O3 thickness, together with the SiOx interface. In conclusion, the ternary rare 
earth oxide, despite the low EOT, presents a low leakage current density at 1 V, 
even after the FGAs. 
 
Figure VII.8 CHF-VG hysteresis curve for the Gd1.8Sc0.2O3 sample. It presents a flatband 
voltage shift of 55 mV. 
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VII.3 SUMMARY AND CONCLUSIONS 
In this chapter we have discussed the most relevant results obtained in this 
thesis: one of the main objectives consisted in depositing gadolinium scandate by 
HPS from the sputtering of Sc2O3 and Gd2O3 targets. We explained the design of the 
processes for the ternary oxide growth on Si and we explored the electrical and 
 
 
Figure VII.9 (a) JG-VG curves of the Gd1.8Sc0.2O3 dielectric before and after the FGA. (b) 
Evolution of the leakage current density at 1 V for the Sc2O3, Gd2O3 and Gd1.8Sc0.2O3 
dielectrics. 
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physical characterization of the films, with a thorough comparison with films of the 
binary oxides. 
We measured the composition of the Gd-rich Gd2-xScxO3 by XPS. The most 
relevant results were obtained from the Gd1.8Sc0.2O3 stoichiometry. The FTIR 
spectra revealed a very good stability of the ternary oxide after the deposition on 
Si. MIS capacitors were fabricated to assess the electrical performance of the 
dielectric. High frequency capacitance measurements showed that FGAs increase 
the EOT in the case of the binary oxides but in the case of the ternary, the EOT 
greatly decreases, reaching values of 1.3 nm. The TEM images displayed a 8 nm 
amorphous Gd1.8Sc2O3 layer, without any SiOx interface with the Si. The FGAs 
passivated the dielectric/Si interfaces, with low densities of defects (below 
6×1011 eV-1 cm-2). The Pt/Gd1.8Sc0.2O3/Si MIS capacitors also present a small 
hysteresis after the FGAs and very low leakage currents. Lastly, one of the most 
relevant results of the present thesis is that we attained an effective relative 
permittivity of 25, which is an outstanding value for the application of this material 
in future generations of MISFET devices. In the future we will keep on working 
with the scalability of this material, aiming at even lower EOTs. 
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CHAPTER VIII. ULTRA LOW EOT FINFET RELIABILITY 
In chapter I, it was seen that the multi-gate field effect transistors (MuGFETs 
or FinFETs) are one of the strongest contenders to replace planar CMOS in the near 
future. They present better short-channel behavior and potential area benefits as 
compared with their bulk planar counterparts [1, 2, 3]. These advantages, in 
combination with the small dimensions of the devices, result in higher drive 
current and lower off currents. Thus, the outcomes of these benefits are better 
device performance (switching speed) and less power consumption, allowing the 
continuation of the Moore’s law. As it was thoroughly described in chapter II, 
FinFETs consist of silicon fins which connect source and drain, partially 
surrounded by the gate stack.  
Additionally, to meet the sub-32 nm roadmap requirements, the equivalent 
oxide thickness (EOT) has to be reduced below 1 nm [4]. Gate stacks based on high 
κ hafnium dioxide (HfO2) and TiN as metal electrode are used in order to get these 
low EOTs, since the TiN gate is known to scavenge the interfacial silicon oxide that 
unavoidably grows between the silicon and the high κ [5]. The EOT is controlled by 
the metal gate thickness, which modulates the scavenging effect. 
Therefore, the study of the reliability of FinFET devices with EOTs below 
1 nm is essential. In this experiment, time dependent dielectric breakdown (TDDB) 
and positive bias temperature instability (PBTI) are assessed on triple-gate bulk 
FinFETs with a high κ/TiN gate stack. These two reliability techniques were 
explained in chapter III. The EOT of the devices ranges from 0.8 to 0.6 nm. This 
part of the thesis was mainly developed in collaboration with Imec (Leuven, 
Belgium), thanks to a temporary transfer funded by the Spanish Ministerio de 
Educación. 
VIII.1 EXPERIMENT 
The FinFET device structure used in this experiment was described in 
chapter II and shown in figure II.12. In these FinFETs, the silicon fin connects 
directly with the bulk, and the gate dielectric and metal electrode wrap the top and 
lateral surfaces of the fin body. The devices were fabricated following the bulk 
FinFET fabrication flow described in reference 6 and summarized in chapter II. 
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The main advantage of this triple gated structure is the trade-off between 
performance and process integration complexity [1, 7], as compared with other 
FinFET architectures. The main FinFET parameters should be remembered here: 
the width and the height of the fin, Wfin and Hfin, respectively; the distance from the 
gate edge to the source and drain, which is called fin extension, Lext;; the number of 
fins, Nfin; and the distance between two adjacent fins or pitch, S. 
The n-type FinFETs were fabricated on 300 mm (100) Si wafers. The HfO2 
was deposited by atomic layer deposition (ALD). To minimize EOT, a thin TiN 
film/poly-Si capping layer gate structure was used to partially scavenge the 
interfacial layer. The TiN was deposited by physical vapor deposition (PVD). In 
 
Figure VIII.1 TEM images of FinFETs with TiN/HfO2 stacks with a (a) 2 nm TiN layer and 
(b) 5 nm TiN layer 
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order to achieve gate stacks with different EOT, metal gate thicknesses of 5, 3 and 
2 nm were used. Figures VIII.1a and VIII.1b show a transmission electron 
microscopy (TEM) image of the structure with 5 and 2 nm thick TiN, respectively. 
The thinner TiN layers reduce more effectively the SiOx interface layer and this 
resulted in EOTs of 0.6 nm for the 2 nm TiN, 0.7 nm for the 3 nm TiN and 0.8 nm 
for the 5 nm TiN. 
For TDDB characterization, the Nfin is 5 in all cases. Devices with gate lengths 
LG of 35 nm and 1 µm were evaluated for comparison. Wfin, Hfin and S are 20, 27 and 
300 nm respectively.  
The TDDB test was performed at 125 °C using a constant voltage stress (CVS) 
where a gate voltage VG is applied with source, drain and bulk grounded. The gate 
leakage current is continuously measured during stress. In order to extract the 
time-to-breakdown (tBD) for each device it is necessary to define a failure criterion, 
which should distinguish between soft breakdown (SBD) and hard breakdown 
(HBD), as described in chapter III [8]. Assuming that tBD follows a Weibull 
distribution, the TDDB data can be fitted to obtain the Weibull slope β and the time 
to failure of 63% of devices η as a function of VG, using the Maximum Likelihood 
Estimation. Considering SBD, for an intrinsic failure distribution, β is related to the 
number of traps that form a percolation path through the dielectric [9]. As shown 
in chapter II, the maximum voltage for 10 years lifetime can be extrapolated using 
a power law model [10], where the acceleration factor is represented by γ. To 
obtain the lifetime according to the TDDB reliability specification, this 
extrapolation must be scaled to a gate dielectric area of 0.1 cm2 and 0.01% failures. 
For the next generation of electronic devices, the International Technology 
Roadmap for Semiconductor (ITRS) projects a supply voltage of 0.9 V [4]. Then, it 
should be assured that transistors operate correctly for 10 years withstanding this 
voltage. 
PBTI was assessed in devices that followed the same fabrication process. Nfin 
in all evaluated devices is 5. LG, Hfin and S are 70 nm, 27 nm and 300 nm 
respectively, otherwise specified. To distinguish top-wall and sidewall 
contributions, the number of defects Nit was measured by charge pumping for 
devices with Wfin from 20 nm to 1 µm. In order to investigate the possible influence 
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on PBTI degradation, a H2 anneal at 800 °C was performed in some devices after 
fin formation to obtain rounded fin corners [11]. 
PBTI was performed at 125 °C. Before stress, an ID-VG curve was measured to 
determine the initial threshold voltage VTH,initial. Then, a pulse-like voltage stress VG 
was applied at the gate, with source, drain and bulk grounded. Between the stress 
pulses, the gate voltage was switched to VG,sense = VTH,inital and ID was measured 
during a few ms, minimizing the delay in order to reduce the VTH recovery effect. 
The gate voltage overdrive (VG - VTH) was then extrapolated for 10 years lifetime at 
30 mV of VTH shift criterion. 
VIII.2 RESULTS AND DISCUSSION 
VIII.2.1 TIME-DEPENDENT DIELECTRIC BREAKDOWN (TDDB) 
In figure VIII.2, TDDB results for the 0.8 nm EOT FinFET (5 nm TiN) with LG = 
1 µm and Wfin = 20 nm are shown. The area of these devices is 3.70 × 10-9 cm2, 
which is too large to clearly observe individual SBD paths. The leakage current of 
around 10 µA is significantly higher compared with the current through single 
paths created by stress (~10-100 nA) [12] while the creation of multiple parallel 
paths leads to a progressive increase of the total current or stress induced leakage 
current (SILC) instead of showing an abrupt increase. Only when one of these SBD 
paths suffers from wearout, HBD occurs [9] as shown in figure VIII.2a. The time-to-
hard breakdown tHBD is obtained using a current step trigger of 10 µA and the 
Weibull distributions for different gate voltages are represented in figure VIII.2b. 
The Weibull slope βHBD is 1.53 and in figure VIII.2c the lifetime is extrapolated, 
obtaining maximum allowable HBD voltage of 1.3 V for 10 years lifetime and an 
acceleration factor γ of 56. 
If these obtained parameters are compared with the results for planar nMOS 
devices with similar area and EOT [13], it is found that the values are the same 
within error (for planar devices, βHBD is 1.54, γ is 47 and the projected allowable 
voltage is over 1.2 V). This means that the FinFET structure does not introduce 
new mechanisms of CVS degradation in nMOS. Moreover, leakage current densities 
are similar for the same stress voltages (103 to 5×103 A cm-2 at VG = 2.2-2.5 V). One 
of the major concerns in FinFETs is the concentration of electric field around the 
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fin-corners, which may induce preferential dielectric breakdown in these regions. 
Then, the result that nMOS TDDB measurements do not change for FinFET 
architecture implies that corners do not affect breakdown in this case. 
(a) 
 
(b) 
 
(c) 
 
Figure VIII.2 TDDB results for n-type devices with EOT~0.8 nm and A = 3.7×10-9 cm2 
stressed at 125 °C. (a) Current traces. (b) Weibull plot. (c) Projected lifetime. Current step 
for breakdown is 10 µA. Extrapolated operating voltage at a ten-year lifetime is around 
1.3 V. 
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Current-time traces for devices with LG = 35 nm and Wfin = 20 nm (A = 
1.30 × 10-10 cm2) are depicted in figure VIII.3. For this smaller area, the gate 
current and the probability to create a leakage path is lower than in the larger area 
case. As a consequence, after the beginning of the stress the gate current is 
constant for a longer time and the creation of a single percolation path is easily 
recognizable. Thus, SBD can be investigated. Using a current step breakdown 
trigger of 100 nA, the time-to-soft breakdown (tSBD) is extracted for each device 
and the statistics are obtained for the different stress voltages. A Weibull slope βSBD 
of 1.08 -indicating that a path of three traps is necessary to reach SBD [9]- and a γ 
of 30 are obtained. Since the extrapolated gate voltage at 10 years lifetime is only 
0.7 V, as can be seen in figure VIII.4, the target voltage is not met when considering 
SBD. As with low EOT planar devices, more than 0.01% of transistors would reach 
the wearout phase at 10 years [8, 12]. 
Figure VIII.5 represents current traces for devices with A = 3.70×10-9 cm2 (LG 
= 1 µm, Wfin = 20 nm) and EOT of 0.7 nm (TiN gate thickness of 3 nm). It can be 
observed that due to the relatively low EOT and the large channel length, the initial 
leakage current is already high, and the immediate creation of multiple paths 
 
Figure VIII.3 Current traces for n-type FinFET devices with 0.8 nm EOT and A = 
1.30×10-10 cm2. SBD is evaluated with a current step of 100 nA. 
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during stress prompts a high SILC. However, before HBD, the leakage current 
reaches a level where series resistance begins to affect the measurement (typically 
around 200 µA) [12]. Therefore, not even HBD can be measured in such devices, 
and for an nMOS TDDB evaluation, only smaller areas can be used. 
In figure VIII.6, the current-time traces of the smaller area devices (LG = 
35 nm, A = 1.30×10-10 cm2) with an EOT of 0.7 nm are represented. The gate 
current is lower and a current step trigger of 200 nA was used to obtain the time-
to-soft breakdown tSBD. In this case the Weibull slope is 1.15, indicating again that 
SBD is formed by a three-trap path through the dielectric. The power law 
acceleration factor γ is 32, and the extrapolated voltage at 10 years lifetime is 0.7 V 
(figure VIII.4). These results are similar to those of the devices with the same area 
and EOT of 0.8 nm. As observed for devices with 0.8 nm EOT, this extrapolated 
voltage does not reach the required value for the next generation of transistors. In 
future work, the wearout has to be included in the TDDB lifetime extrapolation to 
completely assess the state of the reliability at 10 years. 
 
 
 
Figure VIII.4 Ten-year lifetime extrapolation for SBD of FinFETs with EOTs of 0.7 and 
0.8 nm and A = 1.30×10-10 cm2. 
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Figure VIII.5 Current-time traces for n-type FinFETS devices with 0.7 nm EOT and A = 
3.70×10-9 cm2. Current reach series resistance limit before breakdown. 
 
Figure VIII.6 Current-time curves for n-type FinFETs with 0.7 nm EOT and A = 
1.30×10-10 cm2. 
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VIII.2.2 POSITIVE BIAS TEMPERATURE INSTABILITIES (PBTI) 
Effect of gate thickness in PBTI 
PBTI results for devices with different gate thicknesses are shown in figure 
VIII.7 for Wfin = 20 nm (a), 65 nm (b) and 1 µm (c). For the three dimensions, 
extracted overdrive at 10 years lifetime decreases drastically with thinner metal 
gate. As it was shown, EOTs are lower for thinner TiN gates. Then, PBTI 
degradation for FinFETs is in agreement with the results obtained for planar 
devices as it is shown in figure VIII.8 [14]. 
The main mechanism which causes PBTI degradation in devices over 1 nm 
EOT is known to be electron trapping from the silicon conduction band into defects 
inside bulk high κ. Then, voltage overdrive at 10 years lifetime improves with 
thinner EOT because of the lower amount of bulk defects in the high κ to fill. When 
the SiOx interlayer is thinner than 1 nm, the potential barrier thickness is reduced 
and electrons can tunnel even deeper into the high κ. Additionally, it was found 
that, for sub nanometer EOT planar FET transistors, traps generated during stress 
near the high κ/Si interface also contribute to VTH shift [13]. The trap generation 
near the interface may also be affecting in this case, since EOTs below 1 nm are 
studied. Although lifetimes are slightly better for FinFETs, PBTI seems to be 
problematic for ultra low EOT devices for both FinFETs and planar devices. 
Sidewall and top-wall contributions to PBTI  
In figure VIII.9, PBTI degradation is compared for devices with different fin 
widths. Gate voltage overdrive at 10 years lifetime becomes worse for the wider fin 
devices. This means that the contribution of the top-wall to the PBTI degradation is 
larger than the contribution of the sidewalls. 
Prior to a deeper investigation, the fin-corner influence on PBTI was checked. 
In fact, one of the major concerns in FinFETs is the concentration of electric field 
around the fin-corners, which may induce device degradation focused in these 
regions. A previous study [15] showed that TDDB improves for devices with 
rounded corners. Figure VIII.10 shows scanning electron microscopy images of the 
cross section of a fin (a) before and (b) after the rounding corner process. PBTI 
results for both devices with and without rounded corners are represented in 
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figure VIII.11 for Wfin of 20 and 65 nm. For the 20 nm Wfin devices, corner rounding 
improves voltage overdrive at 10 years but no effect is observed in wider devices. 
Hence, sharp corners only affect PBTI when the corner region is large enough in 
comparison with the channel width. However, this does not explain why large Wfin 
devices present a significantly lower gate voltage over-drive at 10 years. 
 
 
 
Figure VIII.7 PBTI lifetime versus gate voltage overdrive for different gate thickness for 
Wfin = 20 nm (a), 65 nm (b), and 1000 nm (c). 
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Figure VIII.8 Gate voltage overdrive at ten-year lifetime versus EOT for both planar 
MOSFETs and FinFETs. 
 
Figure VIII.9 PBTI lifetime versus gate voltage overdrive for different Wfin (gate thickness 
of 3 nm). 
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A possible explanation for the width effect could be the thinner TiN layer on 
the sidewalls than on the top-wall, as observed in TEM images (figure VIII.1). 
Nevertheless, a thinner gate should prompt a higher reduction of the interlayer in 
the sidewalls than in the top-wall [15]. Then, when top-wall dominated in wide 
devices with better interface quality, the voltage overdrive at 10 years from PBTI 
would be higher. However, this is opposite to what is observed in PBTI 
measurements. 
Finally, a higher density of defects in the top-wall high κ dielectric than in the 
sidewall could be the cause of the increase in degradation. The total number of 
defects Nit was measured by charge pumping at a frequency of 1 MHz in devices 
with LG = 10 µm. According to several reports [16, 17, 18], this frequency evaluates 
the density of defects at 0.5-0.6 nm into the bulk SiO2 (measured from the Si/SiOx 
interface). Since the EOT of the devices is 0.8 nm, we can assume that the 
measured Nit approximately corresponds to the bulk density of defects of the HfO2 
dielectric. 
 
Figure VIII.10 SEM pictures of the fins (a) before the H2 anneal, showing sharp corners 
and (b) after the H2 anneal, showing rounded corners. 
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To separate contributions from top-wall and sidewall, Nit was determined as 
a function of fin width [15]. In figure VIII.12, the results of the total number of 
defects per device are represented as a function of the fin width. These results can 
be fitted by the following equation: 
it  2fin	Gfinit|SW  	Gfinit|TWfin  equation VIII. 1 
where Nit|SW and Nit|TW are the density of defects in the sidewall and in the top-wall 
high κ dielectric respectively. It was found that the density of traps in the top-wall 
(1011 cm-2) is larger than the sidewall contribution (2×1010 cm-2). This difference is 
surprising since the crystal orientation of the top-wall is (100) while the one of the 
sidewalls is (110), which is known to have a higher density of defects [15]. Charge 
pumping measurements might be distorted by band bending in sub 50 nm Wfin 
devices [19], leading to bad estimation of the density of defects. However, higher 
Nit|TW could have arisen during processing, possibly due to plasma damage caused 
by PVD of TiN. Whatever the origin, a higher density of traps in bulk high κ 
dielectric would explain the degraded voltage overdrive at 10 years in wide fin 
devices. 
 
Figure VIII.11 PBTI lifetime versus gate voltage overdrive comparing devices with and 
without corner rounding for different Wfin. 
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VIII.3 SUMMARY AND CONCLUSIONS 
In this chapter, the reliability of triple gate bulk FinFETs is assessed through 
the TDDB and PBTI techniques. The gate stack consists of an Hf based high κ 
dielectric with a TiN metal gate, capped with a poly-Si layer. The EOT of the devices 
is lower than 1 nm. The influence of these low EOTs is analyzed and the results are 
compared with planar devices that are provided with the same gate stack. 
CVS was applied to n-type bulk FinFETs with sub 1 nm EOT in order to assess 
the TDDB reliability. It was found that the HBD results for FinFETs with similar 
area (~10-8 cm2) and EOT (0.8 nm) are analogous to those of the planar devices. 
This indicates that for this multi gate architecture the breakdown behavior is not 
affected and no extra degradation mechanism appears in this case. However, for 
smaller EOT FinFETs, it is very challenging to evaluate TDDB, as it happens with 
planar devices. This is caused by leakage currents too high to observe SBD, so the 
series resistance hampers HBD measurements. For smaller channel lengths (and 
smaller areas) FinFETs, the soft breakdown TDDB reliability can be evaluated. The 
extrapolated voltages at 10 years lifetime are 0.7 V, which is below the 
 
Figure VIII.12 Total density of defects per device versus Wfin. 
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specifications. To prove sufficient TDDB reliability in future experiments the 
wearout phase must be taken into account. 
PBTI degradation was studied in the same type of devices. Several EOTs 
below 1 nm (modulated by the TiN gate thicknesses) were compared and it was 
found that gate voltage overdrive at 10 years lifetime is lower for thinner TiN layer 
due to the higher reduction of interlayer thickness. Besides, it was observed that 
fin corner rounding processes could improve PBTI lifetime in narrow devices with 
20 nm Wfin, due to a lower concentration of electric field in these areas. Finally, a 
higher density of traps in top-wall high κ oxide could degrade PBTI lifetime in 
wider fin devices. 
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